

Development of CoRDIA: an imager for Diffraction-Limited Synchrotron Rings and Continuous-Wave Free Electron Lasers

on behalf of the *CoRDIA* collaboration



- the team (A. Klugev, S. Lange, T. Laurus, D. Pennicard, U. Trunk, C.B. Wunderer, H. Krueger and H. Graafsma)



- NIKHEF (particularly V. Gromov and A. Vitkovskiy), for allowing us to use a version of the PCS-GWT circuit




- CERN and the RD53 collaboration, for allowing us the reuse of CMOS IO pads and SOFIC ESD structures in our design



- Europractice, IMEC and CERN for their MPW and design tool support



- the Caribou collaboration, for providing us with a versatile system for prototype testing




- Motivation
- Overall architecture
- Development plan
- Prototypes
- Test results
- Summary

imager example for SR: LAMBDA




- Up to 10 megapixel (55 μm pixel size)
- 2 kHz frame rate (continuous)
or MM-PAD-1 \rightarrow 2.1
- 1.1kHz \rightarrow 10 kHz (continuous)
or CITIUS
- 17.4 kHz (continuous)

for high-repetition rate FEL: AGIPD




- 1 megapixel (200 μm pixels),
4 megapixel in development
- 4.5 MHz burst imaging
(internal storage: 352 images)
or LPD (500 μm , 500img)
or DSSC (hexag, $\varnothing \approx 230\mu\text{m}$, 800img)
- 4.5 MHz burst imaging
(internal storage) 4



↓
Multibend-
achromat
technology

↓
On-axis inj.
+technology



→ more collimated beam



→ more ph/s on the detector
Frame rate requirements in experiments
increase from kHz to >100 kHz

FEL: reducing gaps / elongating trains

CoRDIA_{ASIC}



EuXFEL roadmap


2017–2021

2022–2029

2022–2030

2030+

A diagram of the EuXFEL roadmap. It features a grey arrow pointing from left to right, representing the timeline. Along the arrow, there are four milestones marked with dots: '2017–2021' (with a green star icon), '2022–2029', '2022–2030', and '2030+' (with a dark blue circle icon). A blue curved arrow points from the '2022–2030' milestone towards the right, indicating a transition or focus shift.




“many more” bunches
in “much longer” trains
at “slightly reduced” rate


“much smaller” gaps (ideally, full CW)

What we can interpret:
bunches spaced 1us to 100us, most of the time

→ frantic acq/relaxed readout no longer an option
(no space for large internal memory anyway)




PETRA-IV: Upgrade to diffraction limited ring (~2030)




- x100-1000 in brilliance, coherent flux
- Frame rate req. in experiments: from kHz to **>100 kHz** (continuous) readout


European XFEL: CW mode operation (20??)



many more [O(1)] bunches per second
no gap for burst-readout of internal storage






- common need for:
- continuous readout
 - > 100kHz frame rate





our goals

- 150 kHz, continuous
- ~110 μm pixel size
- 1-photon sens. 12 keV
- charge-integrating (FEL-compatible)
- a-few-k ph/pix/img (aiming 10k, not there yet)
- compatible with High-Z





sequential digitization (11b) + Gn bit
of the former image per 16 pixels
(charge stored in S/H cells)





128b from
superpixels
(2kpix)

64-66 encod

bit streamout
@ 5.12GHz

10





56kpixels (256 x 224)
29.96mm x 24.7mm
near (but within) recticle limit

contingency plan
16kpixels (128 x 128)
15mm x 15mm


→ 28 GWT/chip

→ 8 GWT/chip







2021: CoRDIA_01
Designed, produced,
tested.
Used to validate analog
circuit blocks as at the
expected frame rate




2021: HSI_ADC01
Designed, produced,
tested.
Used to confirm image
sampling capability at
the expected frame rate



2022-2023: CoRDIA_02
Designed, produced.
Currently under test.
Used to validate pipeline
signal-processing and
evaluate performances.




2023: CoRDIA_03
Designed, produced,
being wire-bonded now
Test expected summer.
Will be used to validate
the PCS+GWT circuit,
optimized to CoRDIA.




CoRDIA_04 prototype-to-come: small-sized pixel array
(~2kpixels, design in progress, expected after C03 test)
floorplanning as a meandering structure to emulate full-size
chip size "column" (to estimate eventual drops before full-
size chip engineering run)

Front End



Front End




Original spec >100kHz
PetrIV revol. rate 133kHz
Users are greedy kids

→ FE design, tested (DESY)

>150 kframe/s

ADC



1 ADC serves 16 FEs, so it needs to operate at least at $150k \times 16 = 2.4MS/s$

→ ADC tested (UniBonn)

$$\frac{2.5 MS/s}{16 FE} > 150 kframe/s$$

digital readout



11 bits, + Gn bit

→ < 2Bytes/pix

$16 \times 128 = 2kpixel / GWT$

64-to-66bit encoding

→ GWT tested (NIKHEF)

5.12 Gb/s


$$\frac{5.12 Gb/s}{12 \sim 16b \times 2k pixels \times 66/64}$$

>150 kframe/s


checking the puzzle pieces...

CoRDIA_{ASIC}

Front End




analog chain (preamplifier + S/H + CDS), Adaptive Gain operation



Adaptive Gain circuit tested by calibr. source (pulsed capacitor) @ expected frame rate

ADC



1 ADC serves 16 FEs, so it needs to operate at least at $150k \times 16 = 2.4MS/s$

→ ADC tested (UniBonn)

$$\frac{2.5 \text{ MS/s}}{16 \text{ FE}} > 150 \text{ kframe/s}$$

digital readout



11 bits, + Gn bit

→ $< 2\text{Bytes/pix}$

$16 \times 128 = 2k\text{pixel} / \text{GWT}$

64-to-66bit encoding

→ GWT tested (NIKHEF)

5.12 Gb/s


$$\frac{5.12 \text{ Gb/s}}{12 \sim 16b \times 2k \text{ pixels} \times 66/64}$$

$> 150 \text{ kframe/s}$


checking the puzzle pieces...

CoRDIA_{ASIC}

Front End





analog chain (preamplifier + S/H + CDS), Adaptive Gain operation



Adaptive Gain circuit
tested by calibr. source
(pulsed capacitor) @
expected frame rate

ADC



11-bit SAR developed,
tested by UniBonn.
DNL, INL test suggests
>10ENOBs @ expected
frame rate

digital
readout




11 bits, + Gn bit
→ < 2Bytes/pix
16*128= 2kpixel / GWT
64-to-66bit encoding
→ GWT tested (NIKHEF)

5.12 Gb/s
12~16b* 2k pixels *66/64
>150 kframe/s


checking the puzzle pieces...

CoRDIA_{ASIC}

Front End





analog chain (preamplifier + S/H + CDS), Adaptive Gain operation



Adaptive Gain circuit
tested by calibr. source
(pulsed capacitor) @
expected frame rate


ADC



11-bit SAR developed,
tested by UniBonn.
DNL , INL test suggests
>10ENOBs @ expected
frame rate

PCS+GWT


lazy-person approach:
reuse Timepix4 solution



X. Llopart on behalf of the
Medipix4 collaboration
11 Feb 2022, CERN seminar

prelim: NIKHEF & Medipix
collab.: good eye diagram
@ 5.12 Gb/s.




adapted circuit perform.



to be confirmed
on CoRDIA
prototype (being
wirebonded)

...looking at the picture on the box...




CoRDIA_{ASIC}






... combining (some of) the puzzle pieces

CoRDIA_{ASIC}

pad redistrib on top metal




... made of smaller puzzle pieces




effort to design analog blocks in a standard-cell fashion for ease of placement and reuse and compatibility to existing cells (e.g. fillers)

do they fit together?

CoRDIA_{ASIC}




test using Caribou setup










versatile testbox system,
providing cntrl, bias & DAQ

see: *T. Vanat et al.*
PoS TWEPP2019 (2020) 100

charge injection in selected pixels using calibration circuits (pulsed-C, Isource)
image acquisition @ operational speed (150kfr/s)
slow readout @ 40MHz (no GWT, 1 superpix. rather than 128)










noise components

noise components






dynamic range estimation

CoRDIA_{ASIC}




dynamic range







noise vs. poisson

CoRDIA_{ASIC}



dynamic range





but beware of the ...

CoRDIA

DataApocalypse


Even when used at reduced speed,
produces a considerable data output:

1Mpix (min. size palatable by users)
x 12bit/pix (min discr. 11bit ADC + Gn)
x 133kframe/s (PetraIV bunch rate)
x 66/64 (encoding for GWT)

> 200GBytes/s (>1.6Tb/s)

addressed on silicon:
pipelined architecture, on-chip
ADCs, high-speed drivers


out-of-Silicon: considering Xilinx
Alveo acceleration cards



- > Goal – use accelerator cards with built-in network links to receive, buffer and process detector data

- Experimented with Xilinx Alveo FPGA card with 2x100 GBE
- Compared performance for bad image rejection between CPU, GPU and FPGA

Detector module e.g. CoRDIA



Detector PC layer with accelerator cards




Facility central computing and storage




- > Developed machine-learning-based methods for rejecting bad images in serial crystallography

- E.g. extracting features from images with computer vision techniques, then classifying with neural network (MLP)



Input image



Keypoint finding



Feature extraction





multilayer perceptron, a feedforward artificial neural network

Ph source upgrades






need for imagers:
> 100kHz frame rate
continuous readout

- goal
- 150 kHz, continuous
 - 110 μm pixel size
 - 1-photon sensitive 12 keV
 - charge integr. (FEL-compatible)
 - a-few-k ph/pix/img
 - e-collect. (compatible w. HiZ)



analog FE, ADC, GWT as blocks



superpixel, small array

