

IFDEPS 2024 – March 17-20

# Detector development activities : X-ray detector family for LCLS-II

---

Dionisio Doering, Angelo Dragone


\*on behalf of SLAC X-ray Detector R&D Program

# SLAC X-ray detectors families

## Bigger, Faster, Higher resolution and Higher Energies


With goals built into projects progressively meeting science priorities and requirements

ePixUHR<sub>35kHz</sub> (2019-2027)




ePixUHR (2019-2029)


- Full frame 100kHz-1MHz




ePixHR<sub>5kHz</sub> (2016-2024)




ePix (2013-2018)



SparkPix (2020-2027)




- In addition
- SparkPix-T, RT,...



# ePixHR Detector Concept

Standard modular hybrid approach (same as ePix)

## Core module architecture 5kHz version:




### Fully depleted Si Sensor (or HiZ)

- Same Si or Thick -Si sensors used for ePix10k (**demonstrated**)

### Standard micro-bumps

### Readout ASIC (ePixHR)




- Variant of ePix10k
  - 4<sup>th</sup> prototype @5kHz (**ASIC standalone demonstrated 2023**)
  - Science grade module are in fabrication
  - ASIC compatible with Hi-Z sensors (inverted polarity also available)



	ePix	ePixHR
Type of backend	Analog	Digital
Architecture	Analog Mux	1MSPS ADC/column + Digital Mux
Rate	1kHz	5kHz



# Detector development aiming LCLS-II TXI beamline

- 140kPix front or side entrance and 2Mpix variants



Balcony	Balcony	Balcony	Balcony
Active Area	Active Area	Active Area	Active Area


$144 \times 192 \text{ pixels} \times 4 \text{ ASICs} = 110 \text{kpix}$





# Detector Concept

## Standard modular hybrid approach



## ePixM Monolithic Active Pixel Sensor (MAPS)

- On-sensors amplifier reduces noise → **demonstrated**
- Fully-depleted and back-illuminated → **demonstrated**
- Entrance window optimized for soft X-rays → **demonstrated**

## Standard micro-bumps


## ePixHR-M Readout ASIC (ROIC)

- 4 arrays of 192 ADCs
- Each array is a copy of the ePixHR back-end → **demonstrated**


Parameter	Threshold	Objective	0.3 Mpix ePixM
Pixel pitch [ $\mu\text{m}$ ]	50	50	50
Read noise [ $e^- \text{ rms}$ ]	15	10	12
Well depth [Number of 530eV photons]	1000	3000	>1000
Quantum efficiency [% , 275eV-1500eV]	70	90	~84
Frame-rate [kHz]	5	10	7.5

# ASIC Architecture


- Full frame 35kHz for HE first light
- Sensors for hard X-rays
- 4MPix detector design for HE




Detector	ePixUHR	
Mode	35 kHz	100 kHz
Pixel Pitch [um]	100	
Frame rate [kHz]	35	100
Matrix size	192 x 168	
Read Noise [e <sup>-</sup> rms]	100	
Well depth [4keV photons]	10 <sup>4</sup>	
Power consumption [W/cm <sup>2</sup> ]	1.2	
Data rate [Gb/s]	16	44
CMOS tech node	TSMC 130 nm	
	<div>■ Demonstrated 1<sup>st</sup> prototype</div>	<div>■ Goal 2<sup>nd</sup> prototype</div>



- Operates at 35 kHz – 1 MHz
  - Si sensor: 100x100 μm<sup>2</sup>
  - ASIC: 50x100 μm<sup>2</sup>
- 72 pixels → 1 ADC @ 8 MSPS
  - Digital logic for pixel configuration and readout
- 72 pixels → 1 ADC @ 8 MSPS
  - Digital logic for pixel configuration and readout



- Pixel matrix test-pattern obtained at a clock frequency of 35 kfps



# SparkPix-RT, SR

SparkPix-RT detector taken as reference for initial prototype specifications:



- Compression algorithm
  - Expand edge processing to the ASIC
  - Implemented in the balcony
  - Reduce data-rates

Goals of this R&D:

**Solve data transmission bottleneck** by finding compression algorithm solutions therefore expanding edge computing into the ASIC

SparkPix-SR (Super Resolution):

- Future development
  - Mega Hz frame rate operation
  - 25  $\mu$ m pixel pitch
  - Charge sharing enables sub-pixel position information extraction
  - Real time energy and position processing
  - Sparse data readout
  - BCDI and XPCS types of experiments




# SparkPix-{S, T}

**\*See Lorenzo's talk on Beyond ePixUHR  
100,000 fps: on-chip data reduction with  
the Sparkpix detector family**

## • SparkPix-S

- Implemented sparsification in the analog domain
- In-pixel discriminator with local threshold
- ADC is shared among a cluster of pixels and digitizes only pixels containing a “hit”
- Power & area efficient
- Digital readout builds on SparkPix-T


**Sparse digital readout (every 24 columns):** can be tailored to different ASICs




Two levels of FIFOs act as local buffers, allowing for higher “single-hit” occupancy without losing information.

## • SparkPix-T


- Time of Arrival (+ ToT)
- 100 ps time resolution
- 6.5 ns time depth
- 100 μm pixel pitch
- 49MHits/s/cm<sup>2</sup>




Simulated avg occupancy/frame



Pixel (50x50μm<sup>2</sup>)




Pixel (100x100μm<sup>2</sup>)






# SNL's Role In The DRP



- As the SNL/ML deployment gets farther from the sensor, the compute resources increase but so do the network sizes.
- Commercial solutions become more viable
- Closer to the sensor allows for smaller networks and earlier data reduction.




# SLAC X-ray detectors families

**\*See Conny's talk on Commissioning and Operational detector experience at LCLS**


## Bigger, Faster, Higher resolution and Higher Energies

With goals built into projects progressively meeting science priorities and requirements




### ePixUHR (2019-2029)

- Full frame 100kHz-1MHz




### SparkPix (2020-2027)




- In addition
- SparkPix-T, S, RT, SR, ED,...

### ePixUHR<sub>35kHz</sub> (2019-2027)



### ePixHR<sub>5kHz</sub> (2016-2024)



### ePix (2013-2018)

