

# Digital data processing in pixelated readout ASICs Robert Szczygieł AGH University of Krakow

### IFDEPS 2024

International Forum on Detectors for Photon Science March 17-20, 2024



## Outline

- Readout modes and design targets
- Increasing bit rate serializer IP implementation
- Asynchronous center of gravity approximation
- 6-bit color imaging
- Increasing ADC resolution using neural network



doi://10.1109/TCSI.2023.3241738



Page 3 / 17



# Pixel ASIC with integrated serializer IP

AGH



- technology: CMOS 40 nm
- base clock: 400 MHz
- commercial serializer IP: 4 x 4 Gbps
- complex IP constrains for implementation (SDC) and programming
- reasonable IP price

Design of matrix controller for hybrid pixel detectors.

doi:10.23919/MIXDES.2018.8436909



Page 5 / 17



## Pixel ASIC with integrated serializer IP

ASIC name	Number of output links	Operating frequency	Total output bit rate
Eiger [10]	32	100 MHz DDR	6.4 Gbps
Medipix2 [11]	32	100 MHz SDR	3.2 Gbps
Chromatix [12]	32	50 MHz SDR (200 MHz, untested)	1.6 Gbps
UFXC32k [8]	8	200 MHz DDR	3.2 Gbps
Timepix3 [13]	8	320 MHz DDR	5.1 Gbps
This work	4	4 GHz 8b10b encoded	12.8 Gbps

### Asynchronous approximation of a center of gravity AGH Incident Photon Sensor Charge Cloud Summing Node Read-out Interated Circuit Analog Bump Pad Discr out Front-end **Discr** in Digital Allocation COGITO Algorithm

COGITO:

- 1. Sum analog signals from 4 pixels
- 2. Discriminate
- 3. Asynchronous digital processing

Page 7 / 17

to estimate COG.

Asynchronous Approximation of a Center of Gravity for Pixel Detectors' Readout Circuits. doi://10.1109/JSSC.2018.2793530

## Asynchronous approximation of a center of gravity





COGITO phases:

- 1. Expand
- 2. Shrink to 2x2
- 3. Select the winner



# AG H

## Asynchronous approximation of a center of gravity



Fig. 12. Example of the algorithm operation. (a) Occurrence of an  $\epsilon$  (b) start of the maximization phase, (c) final object, (d) minimization phase, (e) end of the minimization phase, and (f) pixel estimating the center of gravity found.

### Chip produced in GF 55 nm. 16 x 16 pixels of 50 um pitch.

Object width (pixels)



- technology: CMOS 40 nm
- 40 × 24 = 960 pixels
- 6-bit SAR ADC
- 64 × 12-bit RAM (= 64 counters, 12-bit each)
- read increment write RAM operation

- 22 clock cycles for pulse processing (SAR + RAM)
- 200 MHz clock frequency
- 64 × 12 = 768 bits / pixel / frame
- 3.7 ms full readout time



Spectrum1k — integrated circuit for medical imaging designed in CMOS 40 nm, 2022 JINST 17 C03023

∭∭*∭* AGH





Page  $\frac{11}{11}$  / 17

RAM size: 30 um x 30 um



Artificial neural network on-chip and in-pixel implementation towards pulse amplitude measurement, 2023 JINST 18 C02048 e 12 / 17

Artificial neural network on-chip and in-pixel implementation towards pulse amplitude measurement, 2023 JINST 18 C02048



### Tools used: Tensorflow, QKeras

Architecture: Multi-Layer Perceptron, 4 hidden layers, 420 weights



Page 13 / 17

Artificial neural network on-chip and in-pixel implementation towards pulse amplitude measurement, 2023 JINST 18 C02048 Training database



- Normalized pulses amplitude (0;1)
- Unique pulses database (296 906 test vectors)
- Noise level: sigma (0;0.02), where 0.02 corresponds to ~100 e- ENC

Artificial neural network on-chip and in-pixel implementation towards pulse amplitude measurement, 2023 JINST 18 C02048



## Results – HDL ANN tests in FPGA

$$MAE = \frac{\sum_{i=1}^{n} |y_i - x_i|}{n} = \frac{\sum_{i=1}^{n} |e_i|}{n}.$$
  
GT – Ground Truth – true pulse amplitude

1. Full reflection of HW limitations in Python ANN model  $\rightarrow$ 

2. Pulse detection: 100% (noise 0.02, 10 000 test pulses)



### Design of artificial neural network hardware accelerator, 2023 JINST 18 C04013



### HDL ANN reconfigurable processor

### HDL ANN parameters:

- architecture MLP, 420 weights
- weights representation FXP 12 bits
- accumulator's datatype FXP 24 bits
- activation function ReLU
- rounding method truncate

HW limitations were reflected in Python ANN training (modified QKeras lib, antioverflow monitoring, limited datatype) to mirror hardware behavior as closely as possible.



Artificial neural network on-chip and in-pixel implementation towards pulse amplitude measurement, 2023 JINST 18 C02048



IntelPixel

- CMOS 28 nm technology
- chip size: 6.0 mm<sup>2</sup>
- pixel size: 200 µm pitch
- in-pixel ANN

expected:

• middle of December 2023



Unit	Gates	More details
Per chip	2.1M + 2k	1.3M P-type, 0.8 M N-type, ~2k outside pixels
Per pixel	33k	11k flip-flops and latches, 22k others



# Conclusions

- Use fast serial links to transfer data from a readout ASIC – there are IP cores!
- Data preprocessing on chip is essential to limit the data rate. Neural networks can be helpful here.
- Implementation of data processing need more advance technology nodes (area/power/speed).
- The high prices of advance technology nodes will favor generic solutions, e.g., processors.

Acknowledgements Paweł Gryboś Bartosz Tutro Kacper Urbański Rafał Kłeczek Piotr Kmon Dominik Górni Grzegorz Węgrzyn Aleksandra Niedzielska Krzysztof Sitko Przemysław Drwal Damian Kuźnar Piotr Maj Anna Kozioł Piotr Otfinowski Krzysztof Strzałka Maciej Wielgosz Grzegorz Deptuch

Page 18 / 17

AGH



Europractice finfet prices can be found at:

https://europractice-ic.com/tsmc-university-finfet-program/#PricesTSMCfinfet

