

gem5, INTEROPERABILITY, AND IMPROVING SIMULATOR METHODOLOGY

Jason Lowe-Power

jlowepower@ucdavis.edu

 [@jlowepower](https://twitter.com/jlowepower)



Outline

What is gem5?

Recent gem5 features



gem5's future

My vision

Big news

Features coming soon



Created at Michigan by students of Steve Reinhardt, principally Nate Binkert.

“A tool for simulating systems”

Two Views of M5

1. A framework for event-driven simulation
 - Events, objects, statistics, configuration
 2. A collection of predefined object models
 - CPUs, caches, busses, devices, etc.
-
- This tutorial focuses on #2
 - You may find #1 useful even if #2 is not



Created at Michigan by students of Steve Reinhardt, principally Nate Binkert.


“A tool for simulating systems”



Created at Wisconsin by students of Mark Hill and David Wood.

Detailed memory system

GEMS From 50,000 Feet



today

gem5 2011 paper cited over 3000 times

The **gem5** simulator

15-2 [N Binkert, B Beckmann, G Black, SK Reinhardt... - ACM SIGARCH ...](#), 2011 - dl.acm.org
The **gem5** simulation infrastructure is the merger of the best aspects of the M5 [4] and GEMS [9] simulators. M5 provides a highly configurable simulation framework, multiple ISAs, and diverse CPU models. GEMS complements these features with a detailed and exible memory ...

Thri ☆  Cited by 3152 Related articles All 13 versions

Average of 70-ish commits per month

About 100 unique contributors over last 2 years

today

Over 400 “models”

Over 4000 parameters!

3 timing-based CPU models (simple, in order, out of order)

8 ISAs (ARM, RISC-V, x86, Alpha, Power, SPARC, MIPS, GCN3)

12 memory models (DDR3, DDR4, HBM, HMC, etc.)

42 devices (PCI, Arm platform, x86 platform, storage)

AMD GPGPU

12 cache coherence protocols

Network on chip (Garnet)



Programmatic configuration

```
1 import m5
2 from m5.objects import *
3
4 system = System()
5
6 system.clk_domain = SrcClockDomain()
7 system.clk_domain.clock = '1GHz'
8 system.clk_domain.voltage_domain = VoltageDomain()
9
10 system.mem_mode = 'timing'
11 system.mem_ranges = [AddrRange('512MB')]
12
13 system.cpu = TimingSimpleCPU()
14
15 system.membus = SystemXBar()
16
17 system.cpu.icache_port = system.membus.slave
18 system.cpu.dcache_port = system.membus.slave
19
20 system.cpu.createInterruptController()
21 system.cpu.interrupts[0].pio = system.membus.master
22 system.cpu.interrupts[0].int_master = system.membus.slave
23 system.cpu.interrupts[0].int_slave = system.membus.master
```

```
25 system.system_port = system.membus.slave
26
27 system.mem_ctrl1 = DDR3_1600_8x8()
28 system.mem_ctrl1.range = system.mem_ranges[0]
29 system.mem_ctrl1.port = system.membus.master
30
31 process = Process()
32 process.cmd = ['tests/test-progs/hello/bin/x86/linux/hello']
33 system.cpu.workload = process
34 system.cpu.createThreads()
35
36 root = Root(full_system = False, system = system)
37 m5.instantiate()
38
39 print("Beginning simulation!")
40 exit_event = m5.simulate()
41 print('Exiting @ tick {} because {}'.format(m5.curTick(), exit_event.getCause()))
```



Programmatic configuration

```
# create the system we are going to simulate
system = MySystem(opts, no_kvm=False)

# set up the root SimObject and start the simulation
root = Root(full_system = True, system = system)




if system.getHostParallel():
    # Required for running kvm on multiple host cores.
    # Uses gem5's parallel event queue feature
    # Note: The simulator is quite picky about this number!
    root.sim_quantum = int(1e9) # 1 ms

# instantiate all of the objects we've created above
m5.instantiate()

print("Running the simulation")
exit_event = m5.simulate()

if exit_event.getCause() == "m5_exit instruction encountered":
    # switch to timing CPU
    system.switchCpus(system.cpu, system.timingCpu)

# Continue simulating
m5.simulate()
```



```
tmux  
[0] 0:..ode/gem5/gem5*  
jlp@amarillo ~/Code/gem5/gem5 <feature/simplefs*>  
$ build/X86/gem5.opt configs/myconfigs/runkvm.py --c
```

Pause 00:00:00 Select Area Audio Record Pointer

```
Code/gem5/gem5 <feature/simplefs*>  
erm 3457  
CPU 07/08 14:35:27
```

gem5 today

Support for complex ML stacks

See https://github.com/KyleRoarty/gem5_docker/

Support for ARM SVE instructions

Integration with other simulators

DRAMSim2

SST

DSENT

SystemC

McPAT

GPGPU-Sim

Simulator integration

Choose a *driver*

Choose an interface

gem5 + SST

Multiple implementations

SST used as driver for gem5

But **two** event queues

Interface is memory requests

Separate setup for each simulator

SST + gem5 - A Scalable Simulation Infrastructure for High Performance Computing

Mingyu Hsieh
Sandia National Labs P.O.Box 5800
Albuquerque, NM

mingyuhsieh@sandia.gov

Kevin Pedretti
Sandia National Labs
P.O.Box 5800
Albuquerque, NM


ktpedre@sandia.gov

Jie Meng
Boston University
ECE Department
Boston, MA
jiemeng@bu.edu

Ayse Coskun
Boston University
ECE Department
Boston, MA
acoskun@bu.edu

Michael Levenh
Sandia National
P.O.Box 5800
Albuquerque, NM
mjleven@sandia.gov

Arun Rodrigu
Sandia National
P.O.Box 5800
Albuquerque, NM
afrodri@sandia.gov



gem5 + SystemC


Multiple implementations...

SystemC is an IEEE standard: defines interfaces, etc.

gem5 implements SystemC

Deeply integrated with gem5's Python API

Interface can be at any arbitrary boundary



Simulator integration

Choose a *driver*

Choose an interface

Requires well-defined API



gem5 is currently a moving target

Upstreaming bridge with tests required

Future vision



Agile Hardware Dev. Methodology



From Hennessev and Patterson
Turing L 

Future vision

Anyone (including non-architect) can download and use gem5

Used for cross-stack research:

Change kernel, change runtime, change hardware, all in concert

Run full ML stacks, full AR/VR stacks... other emerging apps

We're close... just a lot of rough edges!

RE-gem5

Building a sustainable future

RE-gem5 Building a sustainable future

Big news: NSF funding for 3 years to “enhance community infrastructure”

Thanks to

Co-PI Matt Sinclair (U-Wisc)
AMD/Arm collaborators

Hiring a software engineer!

RE-invigorate

RE-juvinate

RE-vitalize

RE-vamp

RE-furbish

RE-novate

RE-model

RE-pair

Jason's *unofficial* roadmap



Providing stability

We will have set releases: Likely 3-4 per year


Releases will be much more thoroughly tested **and documented**

Can cite “used gem5 release X”

APIs will be stable at the time of releases

No longer chasing a moving target

Define stable APIs and give lead for changes



Improved testing

Continuous integration tests


✓ Verified

+1



kokoro

Jason's *unofficial* roadmap



Known-good configurations

What do you want to do with a simulator?

Take a baseline, add a new feature, and test



We will provide these baselines as “***known-good configurations***”

Tested at each gem5 release

Community can add workloads and new configurations

Known-good configurations

Researchers can concentrate on one part of the system

Improved methodology sections in papers

- Clearly state baselines

- Readers & reviewers can better understand

Give non-architects a starting point

```
from gem5.model_library import DesktopSystem
```



gem5 status & performance board

Shows what works and what doesn't

Show comparison between configurations

Show comparison to hardware

Updated on each gem5 release for all known-good configurations

Status board

Kernel: 5.2.3					
Atomic CPU					
5.2.3	atomic	8	init	Failure	69
5.2.3	atomic	8	systemd	kernel panic	1118
5.2.3	atomic	2	init	Success!	639
5.2.3	atomic	2	systemd	kernel panic	799
5.2.3	atomic	4	init	Success!	686
5.2.3	atomic	4	systemd	kernel panic	906
5.2.3	atomic	1	init	Running!	9
5.2.3	atomic	1	systemd	kernel panic	853
Out of order CPU					
5.2.3	o3	8	init	timeout	10801
5.2.3	o3	8	systemd	timeout	10802
5.2.3	o3	2	init	timeout	10802
5.2.3	o3	2	systemd	timeout	10802
5.2.3	o3	4	init	timeout	10802
5.2.3	o3	4	systemd	timeout	10801
5.2.3	o3	1	init	Success!	9936
5.2.3	o3	1	systemd	kernel panic	10644
KVM CPU					
5.2.3	kvm	8	init	Success!	4
5.2.3	kvm	8	systemd	Success!	12
5.2.3	kvm	2	init	Success!	3
5.2.3	kvm	2	systemd	Success!	10
5.2.3	kvm	4	init	Success!	5
5.2.3	kvm	4	systemd	Success!	13
5.2.3	kvm	1	init	Success!	3
5.2.3	kvm	1	systemd	Success!	8

Kernel: 4.14.134					
Atomic CPU					
4.14.134	atomic	8	init	Success!	1128
4.14.134	atomic	8	systemd	timeout	10801
4.14.134	atomic	2	init	Success!	938
4.14.134	atomic	2	systemd	timeout	10802
4.14.134	atomic	4	init	Success!	986
4.14.134	atomic	4	systemd	timeout	10802
4.14.134	atomic	1	init	Success!	841
4.14.134	atomic	1	systemd	timeout	10801
Out of order CPU					
4.14.134	o3	8	init	timeout	10802
4.14.134	o3	8	systemd	timeout	10801
4.14.134	o3	2	init	timeout	10802
4.14.134	o3	2	systemd	kernel panic	5169
4.14.134	o3	4	init	kernel panic	4263
4.14.134	o3	4	systemd	kernel panic	5111
4.14.134	o3	1	init	timeout	10802
4.14.134	o3	1	systemd	timeout	10801
KVM CPU					
4.14.134	kvm	8	init	Success!	8
4.14.134	kvm	8	systemd	Success!	15
4.14.134	kvm	2	init	Success!	3
4.14.134	kvm	2	systemd	Success!	9
4.14.134	kvm	4	init	Success!	5
4.14.134	kvm	4	systemd	Success!	11
4.14.134	kvm	1	init	Success!	3
4.14.134	kvm	1	systemd	timeout	10802


Kernel: 4.9.186					
Atomic CPU					
4.9.186	atomic	8	init	Success!	1114
4.9.186	atomic	8	systemd	timeout	10801
4.9.186	atomic	2	init	Success!	853
4.9.186	atomic	2	systemd	timeout	10801
4.9.186	atomic	4	init	Success!	935
4.9.186	atomic	4	systemd	timeout	10801
4.9.186	atomic	1	init	Success!	876
4.9.186	atomic	1	systemd	timeout	10802
Out of order CPU					
4.9.186	o3	8	init	kernel panic	3250
4.9.186	o3	8	systemd	kernel panic	2682
4.9.186	o3	2	init	kernel panic	3201
4.9.186	o3	2	systemd	Running!	25
4.9.186	o3	4	init	kernel panic	3294
4.9.186	o3	4	systemd	Running!	11
4.9.186	o3	1	init	kernel panic	3261
4.9.186	o3	1	systemd	kernel panic	4706
KVM CPU					
4.9.186	kvm	8	init	Success!	7
4.9.186	kvm	8	systemd	Success!	16
4.9.186	kvm	2	init	Success!	4
4.9.186	kvm	2	systemd	Success!	9
4.9.186	kvm	4	init	Success!	5
4.9.186	kvm	4	systemd	Success!	11
4.9.186	kvm	1	init	Success!	4
4.9.186	kvm	1	systemd	Success!	7

Kernel: 4.9.186					
Atomic CPU					
4.4.186	atomic	8	init	timeout	10801
4.4.186	atomic	8	systemd	timeout	10802
4.4.186	atomic	2	init	timeout	10802
4.4.186	atomic	2	systemd	timeout	10802
4.4.186	atomic	4	init	timeout	10801
4.4.186	atomic	4	systemd	timeout	10801
4.4.186	atomic	1	init	timeout	10802
4.4.186	atomic	1	systemd	timeout	10802
Out of order CPU					
4.4.186	o3	8	init	timeout	10802
4.4.186	o3	8	systemd	timeout	10801
4.4.186	o3	2	init	sigterm	1216
4.4.186	o3	2	systemd	timeout	10801
4.4.186	o3	4	init	timeout	10801
4.4.186	o3	4	systemd	timeout	10801
4.4.186	o3	1	init	timeout	10801
4.4.186	o3	1	systemd	timeout	10801
KVM CPU					
4.4.186	kvm	8	init	Terminated	4
4.4.186	kvm	8	systemd	Terminated	4
4.4.186	kvm	2	init	Terminated	2
4.4.186	kvm	2	systemd	Terminated	2
4.4.186	kvm	4	init	Terminated	3
4.4.186	kvm	4	systemd	Terminated	3
4.4.186	kvm	1	init	Terminated	2
4.4.186	kvm	1	systemd	Terminated	2

Benchmark Centric Results for X86

Category	Sub-Category	Time	IPC	Branch Miss Prediction Rate	L1 Data Cache Miss Rate	L1 Instruction																																																																																																								
Control Benchmarks	Conditional	<table border="1"> <caption>Time (Seconds) - Conditional</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CcA</td><td>0.055</td><td>0.018</td><td>0.018</td></tr> <tr><td>CcE</td><td>0.080</td><td>0.020</td><td>0.015</td></tr> <tr><td>CcM</td><td>0.075</td><td>0.020</td><td>0.018</td></tr> <tr><td>CcH</td><td>0.080</td><td>0.020</td><td>0.015</td></tr> <tr><td>CcH_st</td><td>0.098</td><td>0.025</td><td>0.018</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CcA	0.055	0.018	0.018	CcE	0.080	0.020	0.015	CcM	0.075	0.020	0.018	CcH	0.080	0.020	0.015	CcH_st	0.098	0.025	0.018	<table border="1"> <caption>IPC - Conditional</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CcA</td><td>0.85</td><td>2.45</td><td>2.50</td></tr> <tr><td>CcE</td><td>0.75</td><td>3.00</td><td>4.20</td></tr> <tr><td>CcM</td><td>0.85</td><td>3.10</td><td>3.50</td></tr> <tr><td>CcH</td><td>0.75</td><td>2.85</td><td>4.10</td></tr> <tr><td>CcH_st</td><td>0.65</td><td>2.55</td><td>3.80</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CcA	0.85	2.45	2.50	CcE	0.75	3.00	4.20	CcM	0.85	3.10	3.50	CcH	0.75	2.85	4.10	CcH_st	0.65	2.55	3.80	<table border="1"> <caption>Branch Miss Prediction Rate - Conditional</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CcA</td><td>0.008</td><td>0.008</td><td>0.007</td></tr> <tr><td>CcE</td><td>0.038</td><td>0.040</td><td>0.040</td></tr> <tr><td>CcM</td><td>0.105</td><td>0.102</td><td>0.105</td></tr> <tr><td>CcH</td><td>0.098</td><td>0.078</td><td>0.078</td></tr> <tr><td>CcH_st</td><td>0.098</td><td>0.102</td><td>0.088</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CcA	0.008	0.008	0.007	CcE	0.038	0.040	0.040	CcM	0.105	0.102	0.105	CcH	0.098	0.078	0.078	CcH_st	0.098	0.102	0.088	<table border="1"> <caption>L1 Data Cache Miss Rate - Conditional</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CcA</td><td>0.088</td><td>0.098</td><td>0.088</td></tr> <tr><td>CcE</td><td>0.000</td><td>0.000</td><td>0.000</td></tr> <tr><td>CcM</td><td>0.088</td><td>0.112</td><td>0.090</td></tr> <tr><td>CcH</td><td>0.000</td><td>0.000</td><td>0.000</td></tr> <tr><td>CcH_st</td><td>0.000</td><td>0.000</td><td>0.000</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CcA	0.088	0.098	0.088	CcE	0.000	0.000	0.000	CcM	0.088	0.112	0.090	CcH	0.000	0.000	0.000	CcH_st	0.000	0.000	0.000	<table border="1"> <caption>L1 Instruction - Conditional</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CcA</td><td>0.155</td><td>0.155</td><td>0.155</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CcA	0.155	0.155	0.155
	Benchmark	Simple	DefaultO3	O3_W256																																																																																																										
CcA	0.055	0.018	0.018																																																																																																											
CcE	0.080	0.020	0.015																																																																																																											
CcM	0.075	0.020	0.018																																																																																																											
CcH	0.080	0.020	0.015																																																																																																											
CcH_st	0.098	0.025	0.018																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CcA	0.85	2.45	2.50																																																																																																											
CcE	0.75	3.00	4.20																																																																																																											
CcM	0.85	3.10	3.50																																																																																																											
CcH	0.75	2.85	4.10																																																																																																											
CcH_st	0.65	2.55	3.80																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CcA	0.008	0.008	0.007																																																																																																											
CcE	0.038	0.040	0.040																																																																																																											
CcM	0.105	0.102	0.105																																																																																																											
CcH	0.098	0.078	0.078																																																																																																											
CcH_st	0.098	0.102	0.088																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CcA	0.088	0.098	0.088																																																																																																											
CcE	0.000	0.000	0.000																																																																																																											
CcM	0.088	0.112	0.090																																																																																																											
CcH	0.000	0.000	0.000																																																																																																											
CcH_st	0.000	0.000	0.000																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CcA	0.155	0.155	0.155																																																																																																											
Recursive	<table border="1"> <caption>Time (Seconds) - Recursive</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CRd</td><td>0.031</td><td>0.011</td><td>0.010</td></tr> <tr><td>CRm</td><td>0.000</td><td>0.000</td><td>0.000</td></tr> <tr><td>CRf</td><td>0.000</td><td>0.000</td><td>0.000</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CRd	0.031	0.011	0.010	CRm	0.000	0.000	0.000	CRf	0.000	0.000	0.000	<table border="1"> <caption>IPC - Recursive</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CRd</td><td>0.75</td><td>2.25</td><td>2.25</td></tr> <tr><td>CRm</td><td>0.30</td><td>0.50</td><td>0.55</td></tr> <tr><td>CRf</td><td>0.50</td><td>1.20</td><td>1.30</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CRd	0.75	2.25	2.25	CRm	0.30	0.50	0.55	CRf	0.50	1.20	1.30	<table border="1"> <caption>Branch Miss Prediction Rate - Recursive</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CRd</td><td>0.16</td><td>0.16</td><td>0.16</td></tr> <tr><td>CRm</td><td>0.51</td><td>0.51</td><td>0.58</td></tr> <tr><td>CRf</td><td>0.35</td><td>0.41</td><td>0.42</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CRd	0.16	0.16	0.16	CRm	0.51	0.51	0.58	CRf	0.35	0.41	0.42	<table border="1"> <caption>L1 Data Cache Miss Rate - Recursive</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CRd</td><td>0.000</td><td>0.000</td><td>0.000</td></tr> <tr><td>CRm</td><td>0.016</td><td>0.024</td><td>0.022</td></tr> <tr><td>CRf</td><td>0.005</td><td>0.009</td><td>0.009</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CRd	0.000	0.000	0.000	CRm	0.016	0.024	0.022	CRf	0.005	0.009	0.009	<table border="1"> <caption>L1 Instruction - Recursive</caption> <thead> <tr><th>Benchmark</th><th>Simple</th><th>DefaultO3</th><th>O3_W256</th></tr> </thead> <tbody> <tr><td>CRd</td><td>0.020</td><td>0.020</td><td>0.020</td></tr> </tbody> </table>	Benchmark	Simple	DefaultO3	O3_W256	CRd	0.020	0.020	0.020																																	
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CRd	0.031	0.011	0.010																																																																																																											
CRm	0.000	0.000	0.000																																																																																																											
CRf	0.000	0.000	0.000																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CRd	0.75	2.25	2.25																																																																																																											
CRm	0.30	0.50	0.55																																																																																																											
CRf	0.50	1.20	1.30																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CRd	0.16	0.16	0.16																																																																																																											
CRm	0.51	0.51	0.58																																																																																																											
CRf	0.35	0.41	0.42																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CRd	0.000	0.000	0.000																																																																																																											
CRm	0.016	0.024	0.022																																																																																																											
CRf	0.005	0.009	0.009																																																																																																											
Benchmark	Simple	DefaultO3	O3_W256																																																																																																											
CRd	0.020	0.020	0.020																																																																																																											

gem5: A structured approach



gem5: A structured approach

Set of protocols for gem5 users

Automatically records and tracks dependencies

- Benchmarks

- Automatic disk image creation


- Linux kernel

Scripts to run gem5

- Set structure for output to make it easy to graph things

- Run jobs on external server

Jason's *unofficial* roadmap



Other plans

Improved testing and stability (tests for the 400 models!)

New website

Community code shepherding

Many more...

Conclusions

 **gem5**: Solid foundation with 15+ years of use

Thriving community

Large number of models

Flexible simulation

RE-gem5

Building sustainable infrastructure for the next 15 years

From you

Feedback on roadmap and new features

What is missing for *you* to use gem5?

Ways to help:

Email jlowepower@ucdavis.edu

Join the advisory board

Join the dev community

Fund us!

Learn more about gem5: <http://gem5.org>