gem5, Interoperability, and Improving Simulator Methodology

Jason Lowe-Power

jlowepower@ucdavis.edu





Outline

What is gem5? Recent gem5 features





gem5's future My vision Big news Features coming soon







Created at Michigan by students of Steve Reinhardt, principally Nate Binkert.

"A tool for simulating systems"





Two Views of M5

A framework for event-driven simulation

 Events, objects, statistics, configuration

 A collection of predefined object models

 CPUs, caches, busses, devices, etc.

This tutorial focuses on #2
 You may find #1 useful even if #2 is not







Created at Michigan by students of Steve Reinhardt, principally Nate Binkert.

"A tool for simulating systems"



Created at Wisconsin by students of Mark Hill and David Wood.

Detailed memory system





scem5 today

gem5 2011 paper cited over 3000 times

The gem5 simulator

15-2 N Binkert, B Beckmann, G Black, SK Reinhardt... - ACM SIGARCH ..., 2011 - dl.acm.org The gem5 simulation infrastructure is the merger of the best aspects of the M5 [4] and GEMS [9] simulators. M5 provides a highly configurable simulation framework, multiple ISAs, and diverse CPU models. GEMS complements these features with a detailed and exible memory ... Thrir ☆ ワワ Cited by 3152 Related articles All 13 versions

Average of 70-ish commits per month

About 100 unique contributors over last 2 years

c²cem5 today

Over 400 "models"

Over 4000 parameters!

3 timing-based CPU models (simple, in order, out of order)

8 ISAs (ARM, RISC-V, x86, Alpha, Power, SPARC, MIPS, GCN3)

12 memory models (DDR3, DDR4, HBM, HMC, etc.)

42 devices (PCI, Arm platform, x86 platform, storage) AMD GPGPU

12 cache coherence protocols

Network on chip (Garnet)

figuration figuration figuration

```
import m5
      from m5.objects import *
 2
 3
 4
      system = System()
 5
 6
      system.clk domain = SrcClockDomain()
      system.clk domain.clock = '1GHz'
 7
 8
      system.clk domain.voltage domain = VoltageDomain()
 9
10
      system.mem mode = 'timing'
11
      system.mem_ranges = [AddrRange('512MB')]
12
                                                                le
13
      system.cpu = TimingSimpleCPU()
14
15
      system.membus = SystemXBar()
16
17
      system.cpu.icache port = system.membus.slave
18
      system.cpu.dcache port = system.membus.slave
                                                                er
19
20
      system.cpu.createInterruptController()
      system.cpu.interrupts[0].pio = system.membus.master
21
22
      system.cpu.interrupts[0].int_master = system.membus.slave
23
      system.cpu.interrupts[0].int slave = system.membus.master
```

```
25
      system.system port = system.membus.slave
26
      system.mem ctrl = DDR3 1600 8x8()
27
28
      system.mem_ctrl.range = system.mem_ranges[0]
29
      system.mem ctrl.port = system.membus.master
30
31
      process = Process()
      process.cmd = ['tests/test-progs/hello/bin/x86/linux/hello']
32
      system.cpu.workload = process
33
34
      system.cpu.createThreads()
35
36
      root = Root(full system = False, system = system)
37
      m5.instantiate()
38
 39
      print("Beginning simulation!")
40
      exit_event = m5.simulate()
41
      print('Exiting @ tick {} because {}'
            .format(m5.curTick(), exit_event.getCause()))
42
```



Secono Programmatic configuration

system_port



create the system we are going to simulate
system = MySystem(opts, no_kvm=False)

set up the root SimObject and start the simulation
root = Root(full_system = True, system = system)

if system.getHostParallel():

Required for running kvm on multiple host cores. # Uses gem5's parallel event queue feature # Note: The simulator is quite picky about this number! root.sim_quantum = int(1e9) # 1 ms

instantiate all of the objects we've created above m5.instantiate()

```
print("Running the simulation")
exit_event = m5.simulate()
```

if exit_event.getCause() == "m5_exit instruction encountered":
 # switch to timing CPU
 system.switchCpus(system.cpu, system.timingCpu)

Continue simulating
m5.simulate()







UCDAVIS

🗿 tmux

[0] 0:..ode/gem5/gem5*

__jlp@amarillo ~/Code/gem5/gem5 <feature/simplefs*>
_\$ build/X86/gem5.opt configs/myconfigs/runkvm.py --c

Code/gem5/gem5 <feature/simplefs*> erm 3457

CPU

11

R

×

-

NS

Record Pointer

Audio

Select

Area

00:00:00

Pause

k

٥

2:35 PM 8/7/2019

de

07/08 14:35:27

X

Цi N T e \times . 0 Q 9



Support for complex ML stacks

See https://github.com/KyleRoarty/gem5_docker/

Support for ARM SVE instructions

Integration with other simulators			
DRAMSim2	SST		
DSENT	SystemC		
McPAT	GPGPU-Sim		



Simulator integration

Choose a *driver*

Choose an interface





gem5 + SST

Multiple implementations

SST used as off the for sealable Simulation Infrastruct High Performance Computing But two event queues

Mingyu Hsieh Jie Meng Sandia National Labs P.O.Box **Boston University** 5800 ECE Department Albuquerque, NM Boston, MA Interface is/memory/requests/g@bu.edu Kevin Pedretti Ayse Coskun Sandia National Labs **Boston University** P.O.Box 5800 **ECE** Department Boston, MA Albuquerque, NM Separate setup for each simulator



UCDAVIS

gem5 + SystemC

Multiple implementations...

SystemC is an IEEE standard: defines interfaces, etc.

gem5 implements SystemC

Deeply integrated with gem5's Python API

Interface can be at any arbitrary boundary



Simulator integration

Choose a *driver*

Choose an interface

Requires well-defined API gem5 is currently a moving target

Upstreaming bridge with tests required















Future vision

Anyone (including non-architect) can download and use gem5

Used for cross-stack research:

Change kernel, change runtime, change hardware, all in concert Run full ML stacks, full AR/VR stacks... other emerging apps

We're close... just a lot of rough edges!





Building a sustainable future



RE-gem5 Building a sustainable future

Big news: NSF funding for 3 years to "enhance community infrastructure"

Thanks to

Co-PI Matt Sinclair (U-Wisc) AMD/Arm collaborators

Hiring a software engineer!

RE-invigorate

RE-juvinate

RE-vitalize

RE-vamp

RE-furbish

RE-novate

RE-model

RE-pair

Jason's *unofficial* roadmap



I C DAVIS

Providing stability

We will have set releases: Likely 3-4 per year Releases will be much more thoroughly tested **and documented** Can cite "used gem5 release X"

APIs will be stable at the time of releases No longer chasing a moving target Define stable APIs and give lead for changes

Improved testing Continuous integration tests

Verified



kokoro



Jason's *unofficial* roadmap



Known-good configurations

What do you want to do with a simulator?

Take a baseline, add a new feature, and test



We will provide these baselines as "*known-good configurations*" Tested at each gem5 release

Community can add workloads and new configurations

Known-good configurations

Researchers can concentrate on one part of the system

Improved methodology sections in papers

Clearly state baselines Readers & reviewers can better understand

Give non-architects a starting point

from gem5.model_library import DesktopSystem





gem5 status & performance board

Shows what works and what doesn't

Show comparison between configurations

Show comparison to hardware

Updated on each gem5 release for all known-good configurations



Status board

5.2.3 kvm 4 init

5.2.3 kvm 4 systemd Success! 13

5.2.3 kvm 1 init Success! 3

Success! 5

Kernel: 5.2.3 Atomic CDU	Kernel: 4.14.134 Atomic CBU	Kernel: 4.9.186	Kernel: 4.9.186
5.2.3 atomic 8 init Failure 69	4.14.134 atomic 8 init Success! 1128	4.9.186 atomic 8 init Success! 1114	4.4.186 atomic 8 init timeout 10801
5.2.3 atomic 8 systemd kernel panic 1118	4.14.134 atomic 8 systemd timeout 10801	4.9.186 atomic 8 systemd timeout 10801	4.4.186 atomic 8 systemd timeout 10802
5.2.3 atomic 2 init Success! 639	4.14.134 atomic 2 init Success! 938	4.9.186 atomic 2 init Success! 853	4.4.186 atomic 2 init timeout 10802
5.2.3 atomic 2 systemd kernel panic 799	4.14.134 atomic 2 systemd timeout 10802	4.9.186 atomic 2 systemd timeout 10801	4.4.186 atomic 2 systemd timeout 10802
5.2.3 atomic 4 init Success! 686	4.14.134 atomic 4 init Success! 986	4.9.186 atomic 4 init Success! 935	4.4.186 atomic 4 init timeout 10801
5.2.3 atomic 4 systemd kernel panic 906	4.14.134 atomic 4 systemd timeout 10802	4.9.186 atomic 4 systemd timeout 10801	4.4.186 atomic 4 systemd timeout 10801
5.2.3 atomic 1 init Running! 9	4.14.134 atomic 1 init Success! 841	4.9.186 atomic 1 init Success! 876	4.4.186 atomic 1 linit timeout 10802
5.2.3 atomic 1 systemd kernel panic 853	4 14 134 atomic 1 systemd timeout 10801	4 9 186 atomic 1 systemd timeout 10802	4 4 186 atomic 1 systemd timeout 10802
5.2.6 debine i Systema kenter pane 555	1111151 dome 1 bystenia ameoar 10001	Horioo atomic i Systema ancoat 10002	4.4.100 utomic 1 systema timeout 10002
Out of order CPU	Out of order CPU	Out of order CPU	Out of order CPU
5.2.3 o3 8 init timeout 10801	4.14.134 o3 8 init timeout 10802	4.9.186 o3 8 init kernel panic 3250	4.4.186 o3 8 init timeout 10802
5.2.3 o3 8 systemd timeout 10802	4.14.134 o3 8 systemd timeout 10801	4.9.186 o3 8 systemd kernel panic 2682	4.4.186 o3 8 systemd timeout 10801
5.2.3 o3 2 init timeout 10802	4.14.134 o3 2 init timeout 10802	4.9.186 o3 2 init kernel panic 3201	4.4.186 o3 2 init sigterm 1216
5.2.3 o3 2 systemd timeout 10802	4.14.134 o3 2 systemd kernel panic 5169	4.9.186 o3 2 systemd Running! 25	4.4.186 o3 2 systemd timeout 10801
5.2.3 o3 4 init timeout 10802	4.14.134 o3 4 init kernel panic 4263	4.9.186 o3 4 init kernel panic 3294	4.4.186.03.4 init timeout 10801
5.2.3 o3 4 systemd timeout 10801	4.14.134 o3 4 systemd kernel panic 5111	4.9.186 03 4 systemd Running! 11	4 4 186 03 4 systemd timeout 10801
5.2.3 o3 1 init Success! 9936	4.14.134 o3 1 init timeout 10802	4.9.186 o3 1 init kernel panic 3261	4 4 186 03 1 init timeout 10801
5 2 3 03 1 systemd kernel panic 10644	4 14 134 03 1 systemd timeout 10801	4 9 186 03 1 systemd kernel panic 4706	4.4.186 o2 1 systemd timeout 10801
5.2.5 05 1 Systema Remer pane 10011	10001	4.5.100 05 I Systema kerner pane 4700	4.4.100 03 [] Systema timeout [10001
KVM CPU	KVM CPU	KVM CPU	KVM CPU
5.2.3 kvm 8 init Success! 4	4.14.134 kvm 8 init Success! 8	4.9.186 kvm 8 init Success! 7	4.4.186 kvm 8 init Terminated 4
5.2.3 kvm 8 systemd Success! 12	4.14.134 kvm 8 systemd Success! 15	4.9.186 kvm 8 systemd Success! 16	4.4.186 kvm 8 systemd Terminated 4
5.2.3 kvm 2 init Success! 3	4.14.134 kvm 2 init Success! 3	4.9.186 kvm 2 init Success! 4	4.4.186 kvm 2 init Terminated 2
5.2.3 kvm 2 systemd Success! 10	4.14.134 kvm 2 systemd Success! 9	4.9.186 kvm 2 systemd Success! 9	4.4.186 kvm 2 systemd Terminated 2

4.9.186 kvm 4 init

4.9.186 kvm 4 systemd Success! 11

4.9.186 kvm 1 init Success

Success! 5

Success!

1 7

4.14.134 kvm 4 init

4.14.134 kvm 4 systemd Success! 11

4.14.134 kvm 1 init Success! 3

Success! 5

/IS

Terminated 3 Terminated 3

Terminated 2

4.4.186 kvm 4 init

4.4.186 kvm 1 init

4 4 4 9 6 1

4.4.186 kvm 4 systemd



C O File C:/Users/jason/Downloads/Plots/Plots/stats.html

Benchmark Centric Results for X86



o ×

२ 🖈 🜔 🔍 🖬 🚯 🔿

gem5: A structured approach



gem5: A structured approach

Set of protocols for gem5 users

Automatically records and tracks dependencies

Benchmarks

Automatic disk image creation Linux kernel

Scripts to run gem5 Set structure for output to make it easy to graph things Run jobs on external server



Jason's unofficial roadmap



Other plans

Improved testing and stability (tests for the 400 models!)

New website

Community code shepherding

Many more...

Conclusions

5 = 5 = 5: Solid foundation with 15+ years of use

Thriving community

Large number of models

Flexible simulation

Building sustainable infrastructure for the next 15 years

UCDAVIS

Feedback on roadmap and new features

What is missing for **you** to use gem5?

Ways to help: Email jlowepower@ucdavis.edu Join the advisory board Join the dev community Fund us! Learn more about gem5: http://gem5.org

