

# Architecting and Programming of Future Extremely Heterogeneous Systems

# Jeffrey S. Vetter

*With many contributions from FTG Group and Colleagues*

MODSIM 2019  
Seattle  
14 Aug 2019

ORNL is managed by UT-Battelle, LLC for the US Department of Energy



<http://ft.ornl.gov>

vetter@computer.org





---

## DARPA Domain-Specific System on a Chip (DSSoC) Program

DARPA ERI DSSoC Program: Dr. Tom Rondeau

## The history of GNU Radio inspiring the key technical areas of DSSoC

2001  
Single core,  
single thread  
(Pentium 4)



[commons.wikimedia.org](https://commons.wikimedia.org)



[www.mccdaq.com](http://www.mccdaq.com)

2013

Embedded computing  
(Arm and Xilinx)  
Introduction of VOLK



[libvolk.org/](http://libvolk.org/)

2004  
Growing with  
technology  
(Pentium D)



[commons.wikimedia.org](https://commons.wikimedia.org)




[media.wired.com](http://media.wired.com)

2014

Porting to other SoCs  
(TI Keystone II)





[processors.wiki.ti.com](http://processors.wiki.ti.com)



[www.ti.com](http://www.ti.com)

2015

Porting to the smart  
phone (Android devices)



2008  
Multi-threaded scheduling  
(Cell Broadband Engine)



[commons.wikimedia.org](https://commons.wikimedia.org)

2008  
Moving to multi-core  
processors (i7)



[commons.wikimedia.org](https://commons.wikimedia.org)



[www.ettus.com](http://www.ettus.com)

Today

**Processors**

Intel  
Arm  
PowerPC

**Computer**

*Server farms*  
*Workstations*  
*Laptops*  
*Smart Phones*  
*Embedded Systems*

**I/O**

*USB 2.0*  
*USB 3.0*  
*Thunderbolt2*  
*1 GigE*  
*10 GigE*  
*PCIe x4*


## **Three Optimization Areas**

1. Design time
2. Run time
3. Compile time

## **Addressed via five program areas**

1. Intelligent scheduling
2. Domain representations
3. Software
4. Medium access control (MAC)
5. Hardware integration

## **DSSoC's Full-Stack Integration**



*Looking at how Hardware/Software co-design is an enabler for efficient use of processing power*

# DSSoC performer domains and applications


## IBM T. J. Watson Research Center

Pradip Bose

Columbia University, Harvard University,  
Univ. of Illinois at Urbana-Champaign

### CV+SDR

- Multi-domain application
- Multi-spectral processing
- Communications



## Stanford University

Mark Horowitz

Clark Barrett, Kayvon Fatahalian,  
Pat Hanrahan, Priyanka Raina

### Computer Vision

- Still image and video processing
- Autonomous navigation
- Continuous surveillance
- Augmented reality



Stanford

Google/YouTube

## Arizona State University

Daniel W. Bliss

Univ. of Michigan, Carnegie Mellon  
University, General Dynamic Mission  
Systems, Arm Ltd., EpiSys Science

### SDR

- Unmanned aerial
- Small robotic & leave-behind
- Universal soldier systems
- Multifunction systems




PlastyForma

## Raytheon/Xilinx

Tom Kazior

### SDR

- Xilinx ACAP
- Visual system integrator
- Improved reconfigurability of processing




Raytheon

## Oak Ridge National Laboratory

Jeffrey Vetter

### SDR

- Communications and signal processing focused
- Up-front processing / data cutdown
- Improving understanding of processing systems



ORNL

---

## ORNL Cosmic Project

Jeffrey S. Vetter

Seyong Lee


Mehmet Belviranli


Roberto Gioiosa


Richard Glassbrook

Abdel-Kareem Moadi

# Development Lifecycle








# NVIDIA DGX Workstation

- 4X Tesla V100 GPUs
- TFLOPS (Mixed precision) 500
- GPU Memory 128 GB total system
- NVIDIA Tensor Cores 2,560
- NVIDIA CUDA® Cores 20,480
- CPU Intel Xeon E5-2698 v4 2.2 GHz (20-Core)
- System Memory 256 GB RDIMM DDR4
- Full NVIDIA stack
- Other compilers/tools installable on request





# Intel Stratix 10 FPGA

- Intel Stratix 10 FPGA and four banks of DDR4 external memory
  - Board configuration: Nallatech 520 Network Acceleration Card
- Up to 10 TFLOPS of peak single precision performance
- 25MBytes of L1 cache @ up to 94 TBytes/s peak bandwidth
- 2X Core performance gains over Arria® 10
- Quartus and OpenCL software (Intel SDK v18.1) for using FPGA
- Provide researcher access to advanced FPGA/SOC environment




# NVIDIA Jetson AGX Xavier SoC

- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
  - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
  - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
  - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
  - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
  - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced high-performance SOC environment



# Qualcomm 855 SoC (SM8510P)




**Hexagon 690 (DSP + AI)**

- Quad threaded Scalar Core
- DSP + 4 Hexagon Vector Xccelerators
- New Tensor Xccelerator for AI
- Apps: AI, Voice Assistance, AV codecs

**Adreno 640**

- Vulkan, OpenCL, OpenGL ES 3.1
- Apps: HDR10+, HEVC, Dolby, etc
- Enables 8k-360° VR video playback
- 20% faster compared to Adreno 630



**Connectivity (5G)**

- Snapdragon X24 LTE (855 built-in) modem LTE Category 20
- Snapdragon X50 5G (external) modem (for 5G devices)
- Qualcomm Wi-Fi 6-ready mobile platform: (802.11ax-ready, 802.11ac Wave 2, 802.11ay, 802.11ad)
- Qualcomm 60 GHz Wi-Fi mobile platform: (802.11ay, 802.11ad)
- Bluetooth Version: 5.0
- Bluetooth Speed: 2 Mbps
- High accuracy location with dual-frequency GNSS.

**Spectra 360 ISP**

- New dedicated Image Signal Processor (ISP)
- Dual 14-bit CV-ISPs; 48MP @ 30fps single camera
- Hardware CV for object detection, tracking, stereo depth process
- 6DoF XR Body tracking, H265, 4K60 HDR video capture, etc.



- Connected Qualcomm board to HPZ820 through USB
- Development Environment: Android SDK/NDK
- Login to mcmurdo machine
  - \$ ssh -Y mcmurdo
- Setup Android platform tools and development environment
  - \$ source /home/nqx/setup\_android.source
- Run Hello-world on ARM cores
  - \$ git clone <https://code.ornl.gov/nqx/helloworld-android>
  - \$ make compile push run
- Run OpenCL example on GPU
  - \$ git clone <https://code.ornl.gov/nqx/opencl-img-processing>
  - Run Sobel edge detection
    - \$ make compile push run fetch
- Login to Qualcomm development board shell
  - \$ adb shell
  - \$ cd /data/local/tmp



## RISC-V Ecosystem

### Software

**Open-source software:**  
Gcc, binutils, glibc, Linux, BSD,  
LLVM, QEMU, FreeRTOS,  
ZephyrOS, LiteOS, SylixOS, ...

**Commercial software:**  
Lauterbach, Segger, Micrium,  
ExpressLogic, ...



ISA specification

Golden Model


Compliance

### Hardware

**Open-source cores:**  
Rocket, BOOM, RI5CY,  
Ariane, PicoRV32, Piccolo,  
SCR1, Hummingbird, ...


**Commercial core providers:**  
Andes, Bluespec, Cloudbear,  
Codasip, Cortus, C-Sky,  
Nuclei, SiFive, Syntacore, ...

**Inhouse cores:**  
Nvidia, +others





# UNITED STATES FREQUENCY ALLOCATIONS


## THE RADIO SPECTRUM



- A radio communication system where components that have been traditionally implemented in hardware (e.g. mixers, filters, amplifiers, modulators/demodulators, detectors, etc.) are instead implemented by means of software on a computer, phone, or embedded system (Wikipedia).
- Gnu Radio – open software for SDR
- Composable modules and workflows for signal processing



# End-to-End System: Gnu Radio for Wifi on two NVIDIA Xavier SoCs



- GNU Radio → 2x Ettus B210: [RF-A: Loopback cable, RF-B: Antennas, Wifi Frequency: 5.89 GHz]




- Preliminary SDR Application Profiling:**

- Created fully automated GRC profiling toolkit
- Ran each of the 89 flowgraph for 30 seconds
- Profiled with performance counters
- Major overheads:
  - Python glue code (libpython), O/S threading & profiling (kernel.kallsyms, libpthread), libc, Id, Qt
- Runtime overhead:
  - Will require significant consideration when run on SoC
  - Cannot be executed in parallel
  - Hardware assisted scheduling is essential

Library	Percentage
[kernel.kallsyms]	27.8547
libpython	18.6281
<b>libgnuradio</b>	<b>11.7548</b>
libc	7.7503
Id	3.8839
<b>libvolk</b>	<b>3.7963</b>
libperl	3.7837
[unknown]	3.6465
libQt5	2.9866
libpthread	2.1449

libgnuradio CPU-time Breakdown




# Block proximity analysis


- Creates a graph:
    - Nodes: Unique block types
    - Edges: Blocks used in the same GRC file.
    - Every co-occurrence increases edge weight by 1.
  - This example was run
    - With --mode proximityGraph
    - On randomly selected sub-set of GRC files

```
borip-USRP-UHD.grc
cdma_tx_hier1.grc
cdma_tx_hier.grc
dsat.grc
dsss_sim_perfekt_sync_fg_without_fec.grc
dvbt_tx_demo_8k_QPSK_rate78.grc
fbmc_frame_generator_perf_test.grc
flarm_Zchan.grc
frontend_lilacsat1_rx_fcdpp.grc
fsk_tx.grc
ieee802_15_4_OQPSK_PHY.grc
jy1sat.grc
kr01.arc
```

```
live_signal_detection.grc  
psk_burst_ldpc_tx.grc  
psk_burst_tx.grc  
rfnoc_digital_gain_network_host.grc  
rtty_decode.grc  
run_RootMUSIC_lin_array_simulation.grc  
sat_1kuns_pf.grc  
sat_3cat_2.grc  
snapshot-approach.grc  
symbol_differential_filter_phases.grc  
symbol_sampling.grc  
tx_usrp.grc  
usrp-input.grc
```



# Integrating Modeling Across the Stack with Aspen



# Aspen: Abstract Scalable Performance Engineering Notation

## Model Creation

- Static analysis via compiler, tools
- Empirical, Historical
- Manual (for future applications)



## Representation in Aspen

- Modular
- Sharable
- Composable
- Reflects prog structure

## Model Uses

- Interactive tools for graphs, queries
- Design space exploration
- Workload Generation
- Feedback to Runtime Systems

## Source code

```

2324 static inline
2325 void CalcMonotonicQGradientsForElems(Index_t p_nodelist[T_NUMNODES],
2326     Real_t p_x[T_NUMNODE], Real_t p_y[T_NUMNODE], Real_t p_z[T_NUMNODE],
2327     Real_t p_xd[T_NUMNODE], Real_t p_yd[T_NUMNODE], Real_t p_zd[T_NUMNODE],
2328     Real_t p_volo[T_NUMLEM], Real_t p_vnew[T_NUMLEM],
2329     Real_t p_delix_zeta[T_NUMLEM], Real_t p_dely_zeta[T_NUMLEM],
2330     Real_t p_delix_xi[T_NUMLEM], Real_t p_dely_xi[T_NUMLEM],
2331     Real_t p_delix_eta[T_NUMLEM], Real_t p_dely_eta[T_NUMLEM])
2332 {
2333     Index_t i;
2334     Index_t numElem = m_numElem;
2335     #pragma acc parallel loop independent present(p_vnew, p_nodelist, p_x, p_y, p_z, p_xd,
2336     p_yd, p_zd, p_volo, p_delix_xi, p_dely_eta, p_delix_zeta, p_dely_xi, p_dely_eta,
2337     p_dely_zeta)
2338     for (i = 0 ; i < numElem ; ++i) {
2339         const Real_t ptiny = 1.e-36 ;
2340         Real_t ax,ay,az ;
2341         Real_t dxv,dyv,dzv ;
2342
2343         const Index_t *elemToNode = &p_nodelist[8*i];
2344         Index_t n0 = elemToNode[0] ;
2345         Index_t n1 = elemToNode[1] ;
2346         Index_t n2 = elemToNode[2] ;
2347         Index_t n3 = elemToNode[3] ;
2348         Index_t n4 = elemToNode[4] ;
2349         Index_t n5 = elemToNode[5] ;
2350         Index_t n6 = elemToNode[6] ;
2351         Index_t n7 = elemToNode[7] ;
2352
2353         Real_t x0 = p_x[n0] ;

```


E.g., MD, UHPC CP 1, Lulesh,  
3D FFT, CoMD, VPFFT, ...

## Aspen code


```

147 kernel CalcMonotonicQGradients {
148     execute [numElems]
149     {
150         loads [8 * indexWordSize] from nodelist
151         // Load and cache position and velocity.
152         loads/caching [8 * wordSize] from x
153         loads/caching [8 * wordSize] from y
154         loads/caching [8 * wordSize] from z
155
156         loads/caching [8 * wordSize] from voxel
157         loads/caching [8 * wordSize] from yvel
158         loads/caching [8 * wordSize] from zvel
159
160         loads [wordSize] from volo
161         loads [wordSize] from vnew
162         // dx, dy, etc.
163         flops [90] as dp, simd
164         // delvy delx
165         flops [9 * 8 + 3 + 30 + 5] as dp, simd
166         stores [wordSize] to delv_xeta
167         // delxi delv
168         flops [9 * 8 + 3 + 30 + 5] as dp, simd
169         stores [wordSize] to delv_xi
170         // delxj and delvj
171         flops [9 * 8 + 3 + 30 + 5] as dp, simd
172         stores [wordSize] to delv_eta
173     }
174 }

```



# GNURadio Flowgraph to Aspen Application Model Conversion



# Graph-Based Abstract Machine Model




Figure 3-1: Zynq UltraScale+ MPSoC Top-Level Block Diagram

```

class Zynq::Board-ZCU102 : Aspen::CompoundNode {
    // Processing units
    Zynq::APU cpu;
    ARM::Mali400MP2 gpu;
    ARM::CortexR5 rpu;
    Xilinx::UltraScale+<nFPUs=400M> fpga;

    // Memory
    Aspen::DDR3<freq=2000MHz, CL=16> systemMemory;

    // Memory controllers, switches, mmus
    Zynq::SMMU smmu;
    Aspen::Switch<bw=100GBs, latency= 25ns> lpSwitch;
    Aspen::Switch<bw=1TBs, latency= 35ns> centralSwitch;
    Aspen::PCIController<ver=3, totalLanes=24> pciController;

    // Define interconnects (edges)
    Aspen::Bus<bw=400GBps> cci_fp;
    Aspen::Bus<bw=100GBps> cci_lp;
    Aspen::PCIe<version=3, lane=16> pcieBus;

    @add
        cpu --cci_fp-- smmu;
        gpu --cci_fp-- smmu;
        fpga --cci_fp-- smmu;
        systemMemory --cci_fp[2]-- smmu; // Multiple links

        smmu --cci_fp-- centralSwitch;
        smmu --cci_fp-- pciController;
        fpga --cci_fp[2]-- centralSwitch

        lpSwitch --cci_fp-->> smmu; // Unidirectional link
        lpSwitch <<--cci_fp-- centralSwitch
        rpu --cci_lp[2]-- lpSwitch;


        pciController --pcieBus -->> Aspen::OUTPUT
        pciController <<--pcieBus -->> Aspen::INPUT


```

Nodes


Edges

Graph





- OpenARC is the first open-sourced, OpenACC/OpenMP compiler supporting Altera FPGAs, in addition to NVIDIA/AMD GPUs and Intel Xeon Phis.
- OpenARC is a high-level intermediate representation based, extensible compiler framework, where various performance optimizations, traceability mechanisms, fault tolerance techniques, etc., can be built for the complex heterogeneous computing.



\* OpenARC, Lee, HPDC '14.



## Example Translation of Gnu Radio Module: OpenACC to MCL (Targeting General Heterogeneous Devices)

## Input OpenACC code

```

void clComplexToArg_init(acc_device_t deviceType, int devSelector, int devId)
{
    //OpenCL Device Initialization //
    //OpenCL Device Initialization //

    mcl_init(1, 0);
    mcl_load("opencl_kernel_mclComplexToArg.cl", (&src_code_clComplexToArg_kernel));
    return;
}

void clComplexToArg_kernel(int noutput_items, const FComplex * in, float * out)
{
    mcl_handle * mclHandle = clComplexToArg_kernel.kernel[0];
    dimGlobal clComplexToArg_kernel.kernel[0].task.create();
    uint64_t dimGlobal clComplexToArg_kernel.kernel[0][3];
    dimGlobal clComplexToArg_kernel.kernel[0][0]=noutput_items;
    dimGlobal clComplexToArg_kernel.kernel[0][1]=1;
    dimGlobal clComplexToArg_kernel.kernel[0][2]=1;
    uint64_t dimBlock clComplexToArg_kernel.kernel[0][3];
    dimBlock clComplexToArg_kernel.kernel[0][0]=64;
    dimBlock clComplexToArg_kernel.kernel[0][1]=1;
    dimBlock clComplexToArg_kernel.kernel[0][2]=1;
    gpuMemblocks=(int)ceil(((float)noutput_items)/64.0F));
    mcl_task_set_kernel(mclHandle_clComplexToArg_kernel.kernel[0],(void *)in),(sizeof(FComplex)*noutput_items),(MCL_ARG_INPUT|MCL_ARG_BUFFER));
    mcl_task_set_arg(mclHandle_clComplexToArg_kernel.kernel[0],1,(void *)out),(sizeof(float));
    mcl_task_set_arg(mclHandle_clComplexToArg_kernel.kernel[0],2,(void *)fast atan_table),sizeof(float)*257),(MCL_ARG_INPUT|MCL_ARG_BUFFER));
    mcl_task_set_arg(mclHandle_clComplexToArg_kernel.kernel[0],3,(void *)(&noutput_items));
    mcl_task_set_arg(mclHandle_clComplexToArg_kernel.kernel[0],4,(void *)(&devId));
    mcl_exec(mclHandle_clComplexToArg_kernel.kernel[0],dimGlobal_clComplexToArg_kernel.kernel[0].task.GPU);
    mcl_wait(mclHandle_clComplexToArg_kernel.kernel[0]);
    gpuMemblocks=(int)ceil(((float)noutput_items)/64.0F));
    return;
}

```

```

struct FComplexStruct
{
    float real;
    float img;
};


typedef struct FComplexStruct FComplex;
static float dev_fast_stanf GPU_TUO_CTO(float Y, float x_abs_y_abs,
                                         float x_abs, float y_abs,
                                         float alpha,
                                         float angle);
float base_angle=fast_atan_table[index];
base_angle+=fast_atan_table[(index+i)-fast_stan_table
                           [index]]*alpha;
}
53 if ((x_abs>y_abs)
54 {
55 /* -45 > angle > 135 => 225 */
56 if ((x>0.0)
57 {
58 /* -45 > angle > 45 */
59 /* 0 > angle > 45, angle OK */
60 if ((y>0.0)
61 {
62 angle=base_angle;
63 }
64 else
65 {
66 angle+=-base_angle;
67 }
68 /* -45 > angle > 0, angle = -angle */
69 if ((y<0.0)
70 {
71 }
72 /* -135 > angle > 180 > -180 */
73 if ((y>0.0))
74 /* 135 > angle > 180, angle = 180 - angle */
75 if ((y>0.0)
76 {
77 angle=base_angle;
78 }
79 else
80 {
81 angle+=base_angle-angle;
82 }
83 /* 180 > angle > -135, angle = angle - 180 */
84 if ((y>0.0)
85 {
86 }
87 else
88 {
89 /* 45 > angle > 135 or -135 > -45 */
89 if ((y>0.0)
90 {
91 /* 45 > angle > 135 */
92 if ((y>0.0))
93 /* 45 > angle > 90, angle = 90 - angle */
94 if ((x>0.0)
95 {
96 angle=base_angle;
97 }
98 else
99 {
100 angle+=base_angle;
101 }
102 /* 90 > angle > 135, angle = 90 + angle */
103 }
104 else
105 {
106 /* -135 > angle > -45 */
107 angle+=-1.570863267948966;
108 /* -135 > angle > -45, angle = -90 + angle */
109 if ((y>0.0)
110 {
111 angle+=base_angle;
112 }
113 else
114 {
115 angle-=base_angle;
116 }
117 /* -135 > angle > -90, angle = -90 - angle */
118 }
119 }
120 }
121 }
122 }
123 }
124 kernel void attribute((reqd_work_group_size(4,
125 1))) complexToRy_kernel(kernels[0],global FComplex
126 _in, global float *out, __global float *fast_stan_
127 table, int noutput_items)
128 {
129 int lpriv_i;
130 lpriv_i=get_global_id(0);
131 if (lpriv_i>noutput_items)
132 {
133 }
134 }
135 }
136 }
137 }
138 }
139 }
140 }
141 }
142 }
143 }
144 }
145 }

```


# Output MCL host code

# Output MCL kernel code

- OpenARC automatically generates a structured Aspen performance model from the ported OpenACC code of the GNU Radio blocks.
- Aspen performance prediction tools digest the generated Aspen models and derive performance predictions for the target application.



COMPASS: A Framework for Automated Performance Modeling and Prediction





## Example Translation of Gnu Radio Module: OpenACC to Aspen

## Input OpenACC code

```


1 static float
2 fast_atan2f(float y, float x)
3 {
4     float x_abs, y_abs, z;
5     float alpha, angle, base_angle;
6     int index;
7
8     /* normalize to +/- 45 degree range
9      */
10    y_abs = fabsf(y);
11    x_abs = fabsf(x);
12    /* don't divide by zero! */
13 #ifdef OPENARC_
14 #ifdef GEN_ASOPEN
15     /*pragma asopen control probability(0.5) */
16 #endif
17     if(!((y_abs > 0.0) || (x_abs > 0.0)))
18         return 0.0;
19 #endif
20 #ifdef OPENARC_
21 #ifdef GEN_ASOPEN
22     /*pragma asopen control probability(0.5) */
23 #endif
24 #endif
25     if(y_abs < x_abs)
26         z = y_abs / x_abs;
27     else
28         z = x_abs / y_abs;
29
30     /* when ratio approaches the table resolution, the angle is */
31     /* best approximated with the argument at itself... */
32 #ifdef OPENARC_
33 #ifdef GEN_ASOPEN
34     /*pragma asopen control probability(0.5) */
35 #endif
36     if(z < TAN_MAP_RES)
37         base_angle = z;
38     else {
39         /* find index and interpolation val
40         */
41         alpha = z * (float)TAN_MAP_SIZE;
42         index = ((int)alpha) & 0xff;
43         alpha -= (float)index;
44         /* determine base angle based on quadrant */
45         /* add or subtract table value from base angle based on quadrant */
46         base_angle = fast_atan_table[index];
47         base_angle += (fast_atan_table[index] * alpha);
48         /*
49         */
50 #ifdef OPENARC_
51 #ifdef GEN_ASOPEN
52     /*pragma asopen control probability(0.5) */
53 #endif
54     if(index > 225) {
55         if(x_abs > y_abs) { /* -45 -> 45 or 180 -> -135 */
56 #ifdef OPENARC_
57 #ifdef GEN_ASOPEN
58         /*pragma asopen control probability(0.5) */
59 #endif
60 #endif
61         if(x >= 0.0) { /* -45 -> 45 */
62 #ifdef OPENARC_
63 #ifdef GEN_ASOPEN
64         /*pragma asopen control probability(0.5) */
65 #endif
66 #endif
67         if(y >= 0.0)
68             angle = base_angle; /* 0 -> 45 */
69         else
70             angle = -base_angle; /* -45 -> 0 */
71         }
72         else { /* 135 -> 180 or 180 -> -135 */
73             angle = 3.14159265358979323846;
74 #ifdef OPENARC_
75 #ifdef GEN_ASOPEN
76         /*pragma asopen control probability(0.5) */
77 #endif
78         if(y >= 0.0)
79             angle -= base_angle; /* 135 -> 180 */
80             angle = 180 - angle */
81         else
82             angle = base_angle - angle; /* -135 -> 180 */
83         }
84     }
85     else { /* 45 -> 135 or -135 -> -45 */
86 #ifdef OPENARC_
87 #ifdef GEN_ASOPEN
88         /*pragma asopen control probability(0.5) */
89 #endif
90 #endif
91     if(y >= 0.0) { /* 45 -> 135 */
92         angle = 1.57079632679489661923;
93 #ifdef OPENARC_
94 #ifdef GEN_ASOPEN
95         /*pragma asopen control probability(0.5) */
96 #endif
97 #endif
98     if(x >= 0.0)
99         angle -= base_angle; /* 45 -> 90 */
100    else
101        angle += base_angle; /* 90 -> 135 */
102    }
103    else { /* -45 -> -45 */
104        angle = -1.57079632679489661923;
105 #ifdef OPENARC_
106 #ifdef GEN_ASOPEN
107         /*pragma asopen control probability(0.5) */
108 #endif
109 #endif
110    if(x >= 0.0)
111        angle += base_angle; /* -90 -> -45 */
112    else
113        angle -= base_angle; /* -45 -> -90 */
114    }
115 }
116 }
117 #ifdef ZERO_TO_TWPI
118 #ifdef OPENARC_
119 #ifdef GEN_ASOPEN
120     /*pragma asopen control probability(0.5) */
121 #endif
122 #endif
123 if(angle < 0)
124     return (angle + TWPI);
125 else
126     return (angle);
127 #else
128     return (angle);
129 #endif
130 }
131 void clComplexPoly_init(acc device t de
132     viceType, int devSelector, int devId) {
133     if(defined(TR_MODE)) TR_MODE = 0 || 1;
134     acc_init(deviceType);
135     if(defined(TR_MODE)) TR_MODE = 0 || 1;
136     if(devSelector == CLDEVICESELECTOR
137         _SPECIFIC) {
138         acc_set_device_num(devId, device
139         Type);
140     }
141 }
142 void clComplexToArg_kernel(int noutput_i
143 tems, const FComplex* in, float* out) {
144     int i;
145 #ifdef GEN_ASOPEN
146     aspen_params declare param(noutput_it
147 ems,_INPUTSIZE1_)
148 #ifdef GEN_ASOPEN
149     aspen_params declare param(aspen_par
150 am_size,FComplex*8);
151 #endif
152 #endif
153 #ifdef USE_FAST_ATAN2
154     int i;
155     out[i] = fast_atan2f(in[i].imag,in[i].
156     real);
157 }
158 #endif
159 #endif
160
161
162
163

```

# Output Aspen Application Mode


```

1 model clComplexToArg {
2   parameter aspen_param_default = 1
3   data fast_atan_table as Array(257, aspen_param_sizeof_float)
4   param aspen_param_sizeof_float = 4
5   parameter noutput_items = 8192
6   param aspen_param_sizeof_FComplex = 8
7   kernel fast_atan2f {
8     parameter "block_fast_atan2f19"
9     flops [1] as sp
10    flops [1] as sp
11    flops [2] as sp
12    flops [1] as sp
13  }
14  probability {
15   [0..5] {
16   execute "block_fast_atan2f26"
17   flops [1] as sp
18  }
19 } else {
20   execute "block_fast_atan2f27"
21   flops [1] as sp
22 }
23 }
24 }
25 execute "block_fast_atan2f29"
26 flops [1] as dp
27 }
28 probability {
29 [(1..0.5) {
30   execute "block_fast_atan2f34"
31   flops [1] as sp
32   flops [1] as sp
33   loads [(1*aspen_param_sizeof_float)] from fast_atan_table as stride(0)
34   loads [(2*aspen_param_sizeof_float)] from fast_atan_table as stride(0)
35   flops [3] as sp, SIMD
36   flops [1] as integer
37 }
38 }
39 }
40 execute "block_fast_atan2f39"
41 flops [1] as sp
42 }
43 probability {
44 [0..5] {
45   execute "block_fast_atan2f41"
46   flops [1] as dp
47 }
48 }
49 [0..5] {
50   execute "block_fast_atan2f44"
51   flops [1] as dp
52 }
53 } else {
54   execute "block_fast_atan2f51"
55   flops [1] as dp
56 }
57 }
58 probability {
59 [0..5] {
60   execute "block_fast_atan2f54"
61   flops [1] as sp
62 }
63 } else {
64   execute "block_fast_atan2f55"
65   flops [1] as sp
66 }
67 }
68 }
69 }
70 } else {
71   execute "block_fast_atan2f56"
72   flops [1] as dp
73 }
74 probability {
75 [0..5] {
76   execute "block_fast_atan2f60"
77   flops [1] as dp
78 }
79 probability {
80 [0..5] {
81   execute "block_fast_atan2f63"
82   flops [1] as sp
83 }
84 } else {
85   execute "block_fast_atan2f64"
86   flops [1] as sp
87 }
88 }
89 }
90 } else {
91   execute "block_fast_atan2f67"
92   flops [1] as dp
93 }
94 probability {
95 [0..5] {
96   execute "block_fast_atan2f70"
97   flops [1] as sp
98 }
99 } else {
100 execute "block_fast_atan2f71"
101 flops [1] as sp
102 }
103 }
104 }
105 }
106 }
107 }
108 }
109 }
110 kernel main {
111 execute [noutput_items] "block_clComplexToArg_kernel14"
112 {
113   flops [1] as integer
114   execute "block_clComplexToArg_kernel14_intracomm1"
115   intracomm [(aspen_param_sizeof_FComplex*noutput_items)] as copyin
116 }
117 map [noutput_items] "mapblock_clComplexToArg_kernel14"
118 execute "block_clComplexToArg_kernel15" [
119   loads [(2*aspen_param_sizeof_FComplex)] as stride(1)
120   stores [(1*aspen_param_sizeof_float)] as stride(1)
121 }
122 call fast_atan2f()
123 }
124 execute "block_clComplexToArg_kernel14_intracomm0UT"
125 intracomm [(aspen_param_sizeof_float*noutput_items)] as copyout
126 }
127 }
128 }
129 }
130 }
131 }
132 }
133 }
134 }
135 }
136 }
137 }
138 }
139 }
140 }
141 }
142 }
143 }
144 }
145 }
146 }
147 }
```






- Framework for programming extremely heterogeneous systems
  - Programming model and programming model runtime
  - Maximize resource utilizations
  - Abstract low-level architecture details from programmers
  - Dynamically schedule work to available resources
- Key programming features:
  - Scheduler dispatches application tasks to available computing resources
  - **Asynchronous** execution of runnable tasks
  - Devices are managed by the scheduler and presented as “Processing Elements” to users
  - **Independent applications** submit tasks without having to synchronize with each other
  - Simplified APIs and programming model (e.g., compared to OpenCL)
- Flexibility:
  - Provides a scheduling framework in which new scheduling algorithm can be plugged in
  - **Multiple scheduling algorithms** co-exist
  - Users don’t need to port code when running on different systems
  - Executing tasks on different PEs doesn’t require user intervention or code modification
  - Resources allocated at the last moment




# IS Architecture 1/2

- Multiple applications submit tasks
- The IS algorithm dispatches each task to a PE
  - Ontology-based performance expectations
  - Contingent performance and power considerations
  - PFU thread results
- IS collects runtime introspective information
  - System status
  - Task execution characteristics (performance, power, occupancy, etc.)
  - Estimates completion time



# Exploiting Parallelism in SDR



System	CPU	GPU	Other
NVIDIA Jetson TX1	4-core ARM A57	NVIDIA Maxwell	
NVIDIA Xavier	8-core ARM A57	NVIDIA Volta	2xDLMA
Xilinx ZCU 102	4-core ARM A53	ARM Mali-400 MP2	2-core ARM R5
Apple iMac Pro	16-core Intel Xeon	ATI Radeon Vega	
GPU compute node	2x 20-core Intel Xeon	NVIDIA Pascal	
NVIDIA DGX1 P100	2x 20-core Intel Xeon	8x NVIDIA Pascal	
NVIDIA DGX1 V100	2x 20-core Intel Xeon	4x NVIDIA Volta	Tensor cores
NVIDIA DGX1 V100	2x 20-core Intel Xeon	8x NVIDIA Volta	Tensor cores
IBM Witherspoon	2x 22-core IBM POWER9	6x NVIDIA Volta	Tensor cores

- Currently MCL runs on a variety of architectures and systems
- Time to port to a new system is  $\leq 1$  hour (mostly due to installing OpenCL libraries)
- Same code runs out-of-the-box on new platforms

- Domain Specific Systems on Chip (DSSoC)
  - Developing software and architectures for specific domains
    - SDR
  - Heterogeneity by design
- ORNL project
  - SDR applications
  - Targeting diverse array of heterogeneous hardware including upcoming chips
  - Intelligent programming and runtime system
    - OpenARC
    - MCL
  - Aspen models provides predictions for design, programming, and runtime decisions
- Modeling and simulation challenges
  - Clean slate chip design is too open
    - Need hierarchy of models that allow early exploration through accurate design validation
  - Performance prediction will be necessary to make compilation and scheduling intelligent