

Architecting and Programming of Future Extremely Heterogeneous Systems

Jeffrey S. Vetter

With many contributions from FTG Group and Colleagues

MODSIM 2019
Seattle
14 Aug 2019

ORNL is managed by UT-Battelle, LLC for the US Department of Energy



<http://ft.ornl.gov>

vetter@computer.org



U.S. DEPARTMENT OF
ENERGY



DARPA Domain-Specific System on a Chip (DSSoC) Program

DARPA ERI DSSoC Program: Dr. Tom Rondeau





The history of GNU Radio inspiring the key technical areas of DSSoC

2001

Single core, single thread (Pentium 4)



commons.wikimedia.org



www.mcdaq.com

2013


Embedded computing (Arm and Xilinx) Introduction of VOLK



libvolk.org/

2004

Growing with technology (Pentium D)



commons.wikimedia.org




media.wired.com

2014

Porting to other SoCs (TI Keystone II)




processors.wiki.ti.com



www.ti.com

2015

Porting to the smart phone (Android devices)



2008

Multi-threaded scheduling (Cell Broadband Engine)



commons.wikimedia.org

2008

Moving to multi-core processors (i7)



commons.wikimedia.org



www.ettus.com

Today

Processors	Computer	I/O
Intel	Server farms	USB 2.0
Arm	Workstations	USB 3.0
PowerPC	Laptops	Thunderbolt2
	Smart Phones	1 GigE
	Embedded Systems	10 GigE
		PCIe x4



Getting the best out of specialization when we need programmability


Three Optimization Areas

1. Design time
2. Run time
3. Compile time

Addressed via five program areas

1. Intelligent scheduling
2. Domain representations
3. Software
4. Medium access control (MAC)
5. Hardware integration

DSSoC's Full-Stack Integration



Looking at how Hardware/Software co-design is an enabler for efficient use of processing power



DSSoC performer domains and applications


IBM T. J. Watson Research Center

Pradip Bose

Columbia University, Harvard University, Univ. of Illinois at Urbana-Champaign

CV+SDR

- Multi-domain application
- Multi-spectral processing
- Communications



IBM

Arizona State University

Daniel W. Bliss

Univ. of Michigan, Carnegie Mellon University, General Dynamic Mission Systems, Arm Ltd., EpiSys Science

SDR

- Unmanned aerial
- Small robotic & leave-behind
- Universal soldier systems
- Multifunction systems




PlastyForma

Raytheon/Xilinx

Tom Kazior

SDR

- Xilinx ACAP
- Visual system integrator
- Improved reconfigurability of processing



Raytheon


Stanford University

Mark Horowitz

Clark Barrett, Kayvon Fatahalian, Pat Hanrahan, Priyanka Raina

Computer Vision

- Still image and video processing
- Autonomous navigation
- Continuous surveillance
- Augmented reality



Stanford


Google/YouTube

Oak Ridge National Laboratory

Jeffrey Vetter

SDR

- Communications and signal processing focused
- Up-front processing / data cutdown
- Improving understanding of processing systems



ORNL



ORNL Cosmic Project

Jeffrey S. Vetter


Seyong Lee

Mehmet Belviranli


Roberto Gioiosa


Richard Glassbrook

Abdel-Kareem Moadi



- DSSoC design quantitatively derived from application Aspen models
- Early design space exploration with Aspen






NVIDIA DGX Workstation

- 4X Tesla V100 GPUs
- TFLOPS (Mixed precision) 500
- GPU Memory 128 GB total system
- NVIDIA Tensor Cores 2,560
- NVIDIA CUDA® Cores 20,480
- CPU Intel Xeon E5-2698 v4 2.2 GHz (20-Core)
- System Memory 256 GB RDIMM DDR4
- Full NVIDIA stack
- Other compilers/tools installable on request





Intel Stratix 10 FPGA

- Intel Stratix 10 FPGA and four banks of DDR4 external memory
 - Board configuration: Nallatech 520 Network Acceleration Card
- Up to 10 TFLOPS of peak single precision performance
- 25MBytes of L1 cache @ up to 94 TBytes/s peak bandwidth
- 2X Core performance gains over Arria® 10
- Quartus and OpenCL software (Intel SDK v18.1) for using FPGA
- Provide researcher access to advanced FPGA/SOC environment




NVIDIA Jetson AGX Xavier SoC


- NVIDIA Jetson AGX Xavier:
- High-performance system on a chip for autonomous machines
- Heterogeneous SoC contains:
 - Eight-core 64-bit ARMv8.2 CPU cluster (Carmel)
 - 1.4 CUDA TFLOPS (FP32) GPU with additional inference optimizations (Volta)
 - 11.4 DL TOPS (INT8) Deep learning accelerator (NVDLA)
 - 1.7 CV TOPS (INT8) 7-slot VLIW dual-processor Vision accelerator (PVA)
 - A set of multimedia accelerators (stereo, LDC, optical flow)
- Provides researchers access to advanced high-performance SOC environment



Qualcomm 855 SoC (SM8510P)



Kyro 485 (8-ARM Prime+BigLittle Cores)



Hexagon 690 (DSP + AI)

- Quad threaded Scalar Core
- DSP + 4 Hexagon Vector Xccelerators
- New Tensor Xccelerator for AI
- Apps: AI, Voice Assistance, AV codecs

Adreno 640

- Vulkan, OpenCL, OpenGL ES 3.1
- Apps: HDR10+, HEVC, Dolby, etc
- Enables 8k-360° VR video playback
- 20% faster compared to Adreno 630

Connectivity (5G)

- Snapdragon X24 LTE (855 built-in) modem LTE Category 20
- Snapdragon X50 5G (external) modem (for 5G devices)
- Qualcomm Wi-Fi 6-ready mobile platform: (802.11ax-ready, 802.11ac Wave 2, 802.11ay, 802.11ad)
- Qualcomm 60 GHz Wi-Fi mobile platform: (802.11ay, 802.11ad)
- Bluetooth Version: 5.0
- Bluetooth Speed: 2 Mbps
- High accuracy location with dual-frequency GNSS.

Spectra 360 ISP

- New dedicated Image Signal Processor (ISP)
- Dual 14-bit CV-ISPs; 48MP @ 30fps single camera
- Hardware CV for object detection, tracking, stereo depth process
- 6DoF XR Body tracking, H265, 4K60 HDR video capture, etc.

- Connected Qualcomm board to HPZ820 through USB
- Development Environment: Android SDK/NDK
- Login to mcmurdo machine


```
$ ssh -Y mcmurdo
```
- Setup Android platform tools and development environment


```
$ source /home/nqx/setup_android.source
```
- Run Hello-world on ARM cores


```
$ git clone https://code.ornl.gov/nqx/helloworld-android
```

```
$ make compile push run
```
- Run OpenCL example on GPU


```
$ git clone https://code.ornl.gov/nqx/opencl-img-processing
```

 - Run Sobel edge detection


```
$ make compile push run fetch
```
- Login to Qualcomm development board shell


```
$ adb shell
```

```
$ cd /data/local/tmp
```

RISC-V



RISC-V Ecosystem

Open-source software:

Gcc, binutils, glibc, Linux, BSD, LLVM, QEMU, FreeRTOS, ZephyrOS, LiteOS, SylixOS, ...

Commercial software:

Lauterbach, Segger, Micrium, ExpressLogic, ...

Software



ISA specification

Golden Model

Compliance

Hardware

Open-source cores:


Rocket, BOOM, RI5CY, Ariane, PicoRV32, Piccolo, SCR1, Hummingbird, ...

Commercial core providers:

Andes, Bluespec, Cloudbear, Cudasip, Cortus, C-Sky, Nuclei, SiFive, Syntacore, ...

Inhouse cores:

Nvidia, +others



UNITED STATES FREQUENCY ALLOCATIONS

THE RADIO SPECTRUM

RADIO SERVICES COLOR LEGEND

- AERONAUTICAL MOBILE
- INTER-SATELLITE
- RADIO ASTRONOMY
- AERONAUTICAL MOBILE SATELLITE
- LAND MOBILE
- RADIO DETERMINATION SATELLITE
- AERONAUTICAL RADIONAVIGATION
- LAND MOBILE SATELLITE
- RADIO LOCATOR
- AMATEUR
- MARITIME MOBILE
- RADIO LOCATOR SATELLITE
- AMATEUR SATELLITE
- MARITIME MOBILE SATELLITE
- RADIONAVIGATION
- BROADCASTING
- MARITIME RADIONAVIGATION
- RADIONAVIGATION SATELLITE
- BROADCASTING SATELLITE
- METEOROLOGICAL
- SPACE OPERATION
- FIXED
- MOBILE
- STANDARD FREQUENCY AND TIME SIGNAL SATELLITE
- FIXED SATELLITE
- MOBILE SATELLITE
- STANDARD FREQUENCY AND TIME SIGNAL SATELLITE

ACTIVITY CODE


- FEDERAL EXCLUSIVE
- FEDERAL/NON-FEDERAL SHARED
- NON-FEDERAL EXCLUSIVE

ALLOCATION USAGE DESIGNATION

SERVICE	EXAMPLE	DESCRIPTION
Primary	FSSD	Capital Letter
Secondary	Mbbs	1st Capital with lower case letters



This chart is a graphic display online version prepared by the Table of Frequency Allocations and the FCC and ITU. Access is free on our website at www.fcc.gov. It contains information subject to the Table of Frequency Allocations. The table is available in electronic form and is updated by ITU to ensure the current state of U.S. allocations.

U.S. DEPARTMENT OF COMMERCE
National Telecommunications and Information Administration
Office of Spectrum Management
JANUARY 2016




PLEASE NOTE: THE ORIGINAL LETTERING APPLIED TO THE SPECTRUM ALLOCATIONS IS NOT REPRODUCED IN THIS ONLINE VERSION OF THE SPECTRUM ALLOCATIONS.

- A [radio communication](#) system where components that have been traditionally implemented in hardware (e.g. [mixers](#), [filters](#), [amplifiers](#), [modulators/demodulators](#), [detectors](#), etc.) are instead implemented by means of software on a computer, phone, or [embedded system](#) (Wikipedia).
- Gnu Radio – open software for SDR
- Composable modules and workflows for signal processing




Xavier SoC




- Signal processing: An open-source implementation of IEEE-802.11 WIFI a/b/g with GNR OOT modules.
- Input / Output file support via Socket PDU (UDP server) blocks
- Image/Video transcoding with OpenCL/OpenCV

Xavier SoC



IEEE-802.11 Receive (RX)

UDP



- GNU Radio → 2x Ettus B210: [RF-A: Loopback cable, RF-B: Antennas, Wifi Frequency: 5.89 GHz]




• Preliminary SDR Application Profiling:

- Created fully automated GRC profiling toolkit
- Ran each of the 89 flowgraph for 30 seconds
- Profiled with performance counters
- Major overheads:
 - Python glue code (libpython), O/S threading & profiling (kernel.kallsyms, libpthread), libc, ld, Qt
- Runtime overhead:
 - Will require significant consideration when run on SoC
 - Cannot be executed in parallel
 - Hardware assisted scheduling is essential

Library	Percentage
[kernel.kallsyms]	27.8547
libpython	18.6281
libgnuradio	11.7548
libc	7.7503
ld	3.8839
libvolk	3.7963
libperl	3.7837
[unknown]	3.6465
libQt5	2.9866
libpthread	2.1449

libgnuradio CPU-time Breakdown





Block proximity analysis

- Creates a graph:
 - Nodes: Unique block types
 - Edges: Blocks used in the same GRC file.
 - Every co-occurrence increases edge weight by 1.
- This example was run
 - With `--mode proximityGraph`
 - On randomly selected sub-set of GRC files

```

borip-USRP-UHD.grc      live_signal_detection.grc
cdma_tx_hier1.grc      psk_burst_ldpc_tx.grc
cdma_tx_hier.grc       psk_burst_tx.grc
dsat.grc               rfnoc_digital_gain_network_host.grc
dsss_sim_perfekt_sync_fg_without_fec.grc  rtty_decode.grc
dvbt_tx_demo_8k_QPSK_rate78.grc          run_RootMUSIC_lin_array_simulation.grc
fbmc_frame_generator_perf_test.grc       sat_1kuns_pf.grc
flarm_2chan.grc           sat_3cat_2.grc
frontend_lilacsat1_rx_fcdpp.grc         snapshot-approach.grc
fsk_tx.grc               symbol_differential_filter_phases.grc
ieee802_15_4_QPSK_PHY.grc              symbol_sampling.grc
jy1sat.grc               tx_usrp.grc
kr01.grc                 usrp-input.grc
    
```







Aspen: Abstract Scalable Performance Engineering Notation

Model Creation

- Static analysis via compiler, tools
- Empirical, Historical
- Manual (for future applications)



Representation in Aspen

- **Modular**
- **Sharable**
- **Composable**
- **Reflects prog structure**

Model Uses

- Interactive tools for graphs, queries
- Design space exploration
- Workload Generation
- Feedback to Runtime Systems

Source code

```

2324 static inline
2325 void CalcMonotonicQGradientsForElems(Index_t p_nodelist[T_NUMELEM8],
2326   Real_t p_x[T_NUMNODE], Real_t p_y[T_NUMNODE], Real_t p_z[T_NUMNODE],
2327   Real_t p_xd[T_NUMNODE], Real_t p_yd[T_NUMNODE], Real_t p_zd[T_NUMNODE],
2328   Real_t p_volo[T_NUMELEM], Real_t p_vnew[T_NUMELEM],
2329   Real_t p_delx_zeta[T_NUMELEM], Real_t p_delv_zeta[T_NUMELEM],
2330   Real_t p_delx_xi[T_NUMELEM], Real_t p_delv_xi[T_NUMELEM],
2331   Real_t p_delx_eta[T_NUMELEM], Real_t p_delv_eta[T_NUMELEM])
2332 {
2333   Index_t i;
2334   Index_t numElem = m_numElem;
2335   #pragma acc parallel loop independent present(p_vnew, p_nodelist, p_x, p_y, p_z, p_xd, \
2336     p_yd, p_zd, p_volo, p_delx_xi, p_delx_eta, p_delx_zeta, p_delv_xi, p_delv_eta, \
2337     p_delv_zeta)
2338   for (i = 0 ; i < numElem ; ++i ) {
2339     const Real_t ptiny = 1.e-36 ;
2340     Real_t ax, ay, az ;
2341     Real_t dxv, dyv, dzv ;
2342
2343     const Index_t *elemToNode = &p_nodelist[8*i] ;
2344     Index_t n0 = elemToNode[0] ;
2345     Index_t n1 = elemToNode[1] ;
2346     Index_t n2 = elemToNode[2] ;
2347     Index_t n3 = elemToNode[3] ;
2348     Index_t n4 = elemToNode[4] ;
2349     Index_t n5 = elemToNode[5] ;
2350     Index_t n6 = elemToNode[6] ;
2351     Index_t n7 = elemToNode[7] ;
2352
2353     Real_t x0 = p_x[n0] ;

```



E.g., MD, UHPC CP 1, Lulesh, 3D FFT, CoMD, VPFPT, ...


Aspen code

```

147 kernel CalcMonotonicQGradients {
148   execute [numElems]
149   {
150     loads [8 * indexWordSize] from nodelist
151     // Load and cache position and velocity.
152     loads/caching [8 * wordSize] from x
153     loads/caching [8 * wordSize] from y
154     loads/caching [8 * wordSize] from z
155
156     loads/caching [8 * wordSize] from xvel
157     loads/caching [8 * wordSize] from yvel
158     loads/caching [8 * wordSize] from zvel
159
160     loads [wordSize] from volo
161     loads [wordSize] from vnew
162     // dx, dy, etc.
163     flops [90] as dp, sind
164     // delvk delxk
165     flops [9 + 8 + 3 + 30 + 5] as dp, sind
166     stores [wordSize] to delv_xeta
167     // delxi delvi
168     flops [9 + 8 + 3 + 30 + 5] as dp, sind
169     stores [wordSize] to delx_xi
170     // delxj delvj
171     flops [9 + 8 + 3 + 30 + 5] as dp, sind
172     stores [wordSize] to delv_eta
173   }
174 }

```





```

model demod-uhd-sync{
  import uhd from "gr-uhd.aspen"
  import blocks from "gr-blocks.aspen"
  import digital from "gr-digital.aspen"

```

```

kernel main {
  call uhd.usrp_source()
  call blocks.multiply_const_vxx()
  call digital.fll_band_edge_cc()
  call digital.correlate_and_sync_cc()

  parallel {
    sequence{
      parallel {
        call blocks.complex_to_mag()
        call blocks.complex_to_float()
      }
      call blocks_file_sink()
    }
    sequence{
      call digital.pfb_clock_sync_xxx()
      call digital.costas_loop_cc()
      parallel {
        call blocks.file_sink()
        call blocks.file_sink()
      }
    }
  }
}
}

```

demod-uhd-sync.aspen

```

model blocks {
  kernel complex_to_mag {
    param aspen_param_default = 1
    param aspen_param_sizeof_float = 4
    param noutput_items = 8192
    param aspen_param_sizeof_FComplex = 8
    execute [noutput_items] "block_clComplexToMag_kernel4"
      flops [1] as integer
    execute "block_clComplexToMag_kernel4_intracommIN"
      intracomm [(aspen_param_sizeof_FComplex*noutput_items)] as copyin
    map [noutput_items] "mapblock_clComplexToMag_kernel4"
      execute "block_clComplexToMag_kernel7" {
        loads [(1*aspen_param_sizeof_FComplex)] as stride(1)
        loads [(1*aspen_param_sizeof_FComplex)] as stride(1)
        stores [(1*aspen_param_sizeof_float)] as stride(1)
        flops [4] as dp, simd
      }
    execute "block_clComplexToMag_kernel4_intracommOUT"
      intracomm [(aspen_param_sizeof_float*noutput_items)] as copyout
  }
  kernel complex_to_float {...}
  ...
}

```




Figure 3-1: Zynq UltraScale+ MPSoC Top-Level Block Diagram

```

class Zynq::Board-ZCU102 : Aspen::CompoundNode {
// Processing units
Zynq::APU cpu;
ARM::Mali400MP2 gpu;
ARM::CortexR5 rpu;
Xilinx::UltraScale+<nFPUs=400M> fpga;

// Memory
Aspen::DDR3<freq=2000MHZ, CL=16> systemMemory;

// Memory controllers, switches, mmus
Zynq::SMMU smmu;
Aspen::Switch<bw=100GBs, latency= 25ns> lpSwitch;
Aspen::Switch<bw=1TBs, latency= 35ns> centralSwitch;
Aspen::PCIController<ver=3, totalLanes=24> pciController;

// Define interconnects (edges)
Aspen::Bus<bw=400GBps> cci_fp;
Aspen::Bus<bw=100GBps> cci_lp;
Aspen::PCIe<version=3, lane=16> pcieBus;

@add
cpu --cci_fp-- smmu;
gpu --cci_fp-- smmu;
fpga --cci_fp-- smmul
systemMemory --cci_fp[2]-- smmu; // Multiple links

smmu --cci_fp-- centralSwitch;
smmu --cci_fp-- pciController;
fpga --cci_fp[2]-- centralSwitch


lpSwitch --cci_fp--> smmu; // Unidirectional link
lpSwitch <--cci_fp-- centralSwitch
rpu --cci_lp[2]-- lpSwitch;


pciController --pcieBus --> Aspen::OUTPUT
pciController <--pcieBus --> Aspen::INPUT
    
```

Nodes


Edges

Graph





- OpenARC is the first open-sourced, OpenACC/OpenMP compiler supporting Altera FPGAs, in addition to NVIDIA/AMD GPUs and Intel Xeon Phis.
- OpenARC is a high-level intermediate representation based, extensible compiler framework, where various performance optimizations, traceability mechanisms, fault tolerance techniques, etc., can be built for the complex heterogeneous computing.



* OpenARC, Lee, HPDC '14.



Example Translation of Gnu Radio Module: OpenACC to MCL (Targeting General Heterogeneous Devices)

Input OpenACC code

```

1 static float
2 fast_atan2f(float y, float x)
3 {
4     float x_abs, y_abs, z;
5     float alpha, angle, base_angle;
6     int index;
7     /* Normalize to +/- 45 degree range */
8     /*
9      * y_abs = fabs(y);
10     x_abs = fabs(x);
11     /* don't divide by zero! */
12     #ifdef OPENACC
13     #ifdef GDR_ASPEN
14     #pragma aspen control probability(0.5)
15     #endif
16     #endif
17     if(!((y_abs > 0.0f) || (x_abs > 0.0f)))
18         return 0.0f;
19     #ifdef OPENACC
20     #ifdef GDR_ASPEN
21     #pragma aspen control probability(0.5)
22     #endif
23     #endif
24     if(y_abs < x_abs)
25         z = y_abs / x_abs;
26     else
27         z = x_abs / y_abs;
28     /*
29      * when ratio approaches the table resolution, the angle is +/-
30      * best approximates with the argument itself... */
31     #ifdef OPENACC
32     #ifdef GDR_ASPEN
33     #pragma aspen control probability(0.5)
34     #endif
35     #endif
36     #endif
37     if(x < TAN_MAP_RES)
38         base_angle = z;
39     else
40         /* find index and interpolation value */
41         alpha = z * (float)TAN_MAP_SIZE;
42         index = (int)alpha & TAFX;
43         alpha -= (float)index;

```

```

46 void cComplexToArg_init(acc_device_t devtype, int devselector, int devId)
47 {
48     ///////////////////////////////////////////////////////////////////
49     // OpenCL Device Initialization //
50     ///////////////////////////////////////////////////////////////////
51     #pragma omp parallel
52     {
53         mcl_init(1, 0);
54         #pragma mcl_load("openacc_kernel_cComplexToArg.cl", (& src_code_cComplexToArg_kernel));
55         return;
56     }
57     #endif
58     void cComplexToArg_kernel(int noutput_items, const FComplex * in, float * out)
59     {
60         mcl_handle * mclHandle_cComplexToArg_kernel_kernel0;
61         mclHandle_cComplexToArg_kernel_kernel0=mcl_task_create();
62         uint64_t dimGlobal_cComplexToArg_kernel_kernel0[3];
63         dimGlobal_cComplexToArg_kernel_kernel0[0]=noutput_items;
64         dimGlobal_cComplexToArg_kernel_kernel0[1]=1;
65         dimGlobal_cComplexToArg_kernel_kernel0[2]=1;
66         uint64_t dimLocal_cComplexToArg_kernel_kernel0[3];
67         dimLocal_cComplexToArg_kernel_kernel0[0]=64;
68         dimLocal_cComplexToArg_kernel_kernel0[1]=1;
69         dimLocal_cComplexToArg_kernel_kernel0[2]=1;
70         gpusumlocks=(int)ceil(((float)noutput_items/64.0f));
71         mcl_task_set_kernel(mclHandle_cComplexToArg_kernel_kernel0,src_code_cComplexToArg_kernel,"cComplexToArg_kernel_kernel0",4);
72         mcl_task_set_arg(mclHandle_cComplexToArg_kernel_kernel0,0,((void *)in),(sizeof(FComplex)*noutput_items),(MCL_ARG_INPUT|MCL_ARG_BUFFER));
73         mcl_task_set_arg(mclHandle_cComplexToArg_kernel_kernel0,1,((void *)out),(sizeof(float)*noutput_items),(MCL_ARG_OUTPUT|MCL_ARG_BUFFER));
74         mcl_task_set_arg(mclHandle_cComplexToArg_kernel_kernel0,2,((void *)fast_atan_table),(sizeof(float)*27),(MCL_ARG_INPUT|MCL_ARG_BUFFER);
75         mcl_task_set_arg(mclHandle_cComplexToArg_kernel_kernel0,3,((void *)noutput_items),(sizeof(int),(MCL_ARG_INPUT|MCL_ARG_SCALAR));
76         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
77         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
78         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
79         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
80         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
81         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
82         mcl_wait(mclHandle_cComplexToArg_kernel_kernel0);
83         gpusumlocks=(int)ceil(((float)noutput_items/64.0f));
84         return;
85     }
86 }
87 #endif
88 #endif
89 #endif
90 #endif
91 #endif
92 #endif
93 #endif
94 #endif
95 #endif
96 #endif
97 #endif
98 #endif
99 #endif
100 #endif
101 #endif
102 #endif
103 #endif
104 #endif
105 #endif
106 #endif
107 #endif
108 #endif
109 #endif
110 #endif
111 #endif
112 #endif
113 #endif
114 #endif
115 #endif
116 #endif
117 #endif
118 #endif
119 #endif
120 #endif
121 #endif
122 #endif
123 #endif
124 #endif
125 #endif
126 #endif
127 #endif
128 #endif
129 #endif
130 #endif
131 #endif
132 #endif
133 #endif
134 #endif
135 #endif
136 #endif
137 #endif
138 #endif
139 #endif
140 #endif
141 #endif
142 #endif
143 #endif
144 #endif
145 #endif
146 #endif
147 #endif
148 #endif
149 #endif
150 #endif
151 #endif
152 #endif
153 #endif
154 #endif
155 #endif
156 #endif
157 #endif
158 #endif
159 #endif
160 #endif
161 #endif
162 #endif
163 #endif
164 #endif
165 #endif
166 #endif

```

Output MCL host code

```


1 struct FComplexStruct
2 {
3     float real;
4     float imag;
5 };
6
7 typedef struct FComplexStruct FComplex;
8 static float dev_fast_atan2f_GPO_T0_CTO(float y, float x, _mclGlobal_float * fast_atan_table)
9 {
10     float x_abs;
11     float y_abs;
12     float z;
13     float alpha;
14     float angle;
15     float base_angle;
16     int index;
17     /* normalize to +/- 45 degree range */
18     float ret_val_0;
19     float ret_val_1;
20     x_abs=fabs(x);
21     y_abs=fabs(y);
22     /* don't divide by zero! */
23     if (!((y_abs>0.0f)|| (x_abs>0.0f)))
24         ret_val_0=0.0f;
25     return ret_val_0;
26 }
27 #if (y_abs<x_abs)
28 #else
29 #if (y_abs>x_abs)
30 #else
31 #if (x_abs/y_abs)
32 #else
33 #if (x_abs/y_abs)
34 #else
35 /* when ratio approaches the table resolution, the angle is +/-
36 /* best approximates with the argument itself... */
37 /* (smallest non-zero value in table) */
38 if (<=0.003921569)
39     if (y==0.0)
40         base_angle=z;
41     else
42         #ifdef GDR_ASPEN
43         #pragma aspen control probability(0.5)
44         #endif
45         alpha=*((float)255);
46         index=((int)alpha&TAFX);
47         alpha-=(float)index;
48         /* determine base angle based on quadrant and */

```


Output MCL kernel code



- OpenARC automatically generates a structured Aspen performance model from the ported OpenACC code of the GNU Radio blocks.
- Aspen performance prediction tools digest the generated Aspen models and derive performance predictions for the target application.



COMPASS: A Framework for Automated Performance Modeling and Prediction





Example Translation of Gnu Radio Module: OpenACC to Aspen

Input OpenACC code

```

1 static float
2 fast_atan2(float y, float x)
3 {
4     float x_abs, y_abs, z;
5     float alpha, angle, base_angle;
6     int index;
7
8     /* normalize to +/- 45 degree range
9     */
9     y_abs = fabsf(y);
10    x_abs = fabsf(x);
11    /* don't divide by zero! */
12    #ifndef OPENACC
13    #endif GEN ASPEN
14    #pragma aspen control probability(0.5)
15    #endif
16    #endif
17    if(!((y_abs > 0.0f) || (x_abs > 0.0f)))
18        return 0.0;
19
20    #ifndef OPENACC
21    #endif GEN ASPEN
22    #pragma aspen control probability(0.5)
23    #endif
24    #endif
25    if(y_abs < x_abs)
26        z = y_abs / x_abs;
27    else
28        z = x_abs / y_abs;
29
30    /* when ratio approaches the table r
31    esolution, the angle is +/-
32    nt itself... */
32    #ifndef OPENACC
33    #endif GEN ASPEN
34    #pragma aspen control probability(0.5)
35    #endif
36    #endif
37    if(x < TAN_MAP_RES)
38        base_angle = z;
39    else {
40        /* find index and interpolation va
41        lue */
41        alpha = z * (float)TAN_MAP_SIZE;
42        index = ((int)alpha) & 0xff;
43        alpha -= (float)index;
44
45        /* determine base angle based on qu
46        adrant */
45        /* add or subtract table value from
46        base angle based on quadrant */
46        base_angle = fast_atan_table[index
47        ];
47        base_angle += (fast_atan_table[index
48        x + 1] - fast_atan_table[index]) * alpha;
48    }
49
50    #ifndef OPENACC
51    #endif GEN ASPEN
52    #pragma aspen control probability(0.5)
53    #endif
54    #endif
55    if(x_abs > y_abs) { /* -45 to 45 or 1
56    35 to 225 */
56    #ifndef OPENACC
57    #endif GEN ASPEN
58    #pragma aspen control probability(0.5)
59    #endif
60    #endif
61    if(x >= 0.0) { /* -45 to 45 */
62    #ifndef OPENACC
63    #endif GEN ASPEN
64    #pragma aspen control probability(0.5)
65    #endif
66    #endif
67    if(y >= 0.0)
68        angle = base_angle; /* 0 to 45,
69        angle OK */
69    else
70        angle = -base_angle; /* -45 to
70        0, angle = -angle */
71    }
72    else { /* 135 to 180 or 180 to -135
73        */
73        angle = 3.14159265358979323846;
74    #ifndef OPENACC
75    #endif GEN ASPEN
76    #pragma aspen control probability(0.5)
77    #endif
78    #endif
79    if(y >= 0.0)
80        angle = base_angle; /* 135 to
80        180, angle = 180 - angle */
81    else
82        angle = base_angle - angle; /*
82        180 to -135, angle = angle - 180 */
83    }
84    }
85    else { /* 45 to 135 or -135 to -45 */
86    #ifndef OPENACC
87    #endif GEN ASPEN
88    #pragma aspen control probability(0.5)
89    #endif
90    #endif
91    if(y >= 0.0) { /* 45 to 135 */
92        angle = 1.57079632679489661923;
93    #ifndef OPENACC
94    #endif GEN ASPEN
95    #pragma aspen control probability(0.5)
96    #endif
97    #endif
98    if(x >= 0.0)
99        angle = base_angle; /* 45 to 90
100        0, angle = 90 - angle */
101    else
102        angle += base_angle; /* 90 to 1
103        35, angle = 90 + angle */
104    }
105    else { /* -135 to -45 */
106    #ifndef OPENACC
107    #endif GEN ASPEN
108    #pragma aspen control probability(0.5)
109    #endif
110    #endif
111    if(x >= 0.0)
112        angle += base_angle; /* -90 to
113        -45, angle = -90 + angle */
114    else
115        angle -= base_angle; /* -135 to
116        -90, angle = -90 - angle */
117    }
118    }
119    #ifndef OPENACC
120    #endif GEN ASPEN
121    #pragma aspen control probability(0.5)
122    #endif
123    #endif
124    return (angle + TWOPI);
125    else
126        return (angle);
127    }
128    #else
129    return (angle);
130    #endif
131    }
132    void clComplexToArg_init(acc_device_t de
133    viceType, int devSelector, int devId) {
134    #if !defined(TR_MODE) || TR_MODE == 0 ||
135    TR_MODE == 3
136    acc_init(deviceType);
137    #if !defined(TR_MODE) || TR_MODE == 0
138    if( devSelector == OCLDEVICESELECTOR
139    _SPECIFIC ) {
140        acc_set_device_num(devId, device
141        Type);
142    }
143    }
144    int i;
145    void clComplexToArg_kernel(int noutput_i
146    tems, const FComplex *in, float *out) {
147    #ifndef OPENACC
148    #endif GEN ASPEN
149    #pragma aspen declare param(noutput_ite
150    ms: INPUTSIZE1)
151    #pragma aspen declare param(aspen_param
152    sizeof_FComplex:8)
153    #endif
154    #endif
155    #pragma acc kernels loop gang worker
156    copyin(in[0:noutput_items]) copyout(out
157    [0:noutput_items])
158    for(i = 0; i < noutput_items; i++) {
159    #ifndef USE_FAST_ATAN2
160    out[i] = fast_atan2(in[i].imag,
161    in[i].real);
162    #else
163    out[i] = atan2(in[i].imag,in[i].
164    real);
165    #endif
166    }
167    }
168    #endif
169    }


```

Output Aspen Application Model

```


1 model clComplexToArg {
2     param aspen_param_default = 1
3     data fast_atan_table as Array(257, aspen_param_sizeof_flo
4     oat)
5     param aspen_param_sizeof_float = 4
6     param noutput_items = 8192
7     param aspen_param_sizeof_FComplex = 8
8     kernel fast_atan2f {
9         execute "block_fast_atan2f19" {
10             9 flops [1] as sp
11             10 flops [2] as sp
12             11 flops [3] as sp
13         }
14         probability {
15             0.5 {
16                 execute "block_fast_atan2f26" {
17                     17 flops [3] as sp
18                 }
19             } else {
20                 execute "block_fast_atan2f27" {
21                     21 flops [1] as sp
22                 }
23             }
24         }
25         execute "block_fast_atan2f29" {
26             26 flops [1] as dp
27         }
28         probability {
29             0.5 {
30                 execute "block_fast_atan2f34" {
31                     31 flops [1] as sp
32                     32 flops [2] as sp
33                     loads [(1*aspen_param_sizeof_float)] from fast_atan_tabl
34                     e as stride(0)
35                     35 flops [3] as sp, simd
36                     36 flops [1] as integer
37                 }
38             }
39             0.5 {
40                 execute "block_fast_atan2f39" {
41                     41 flops [1] as sp
42                 }
43             }
44         }
45         execute "block_fast_atan2f41" {
46             45 flops [1] as dp
47         }
48         probability {
49             0.5 {
50                 execute "block_fast_atan2f44" {
51                     51 flops [1] as dp
52                 }
53             } else {
54                 execute "block_fast_atan2f51" {
55                     55 flops [1] as dp
56                 }
57             }
58         }
59         execute "block_fast_atan2f54" {
60             60 flops [1] as sp
61         }
62     } else {
63         execute "block_fast_atan2f55" {
64             64 flops [1] as sp
65         }
66     }
67     }
68     }
69     }
70     } else {
71         execute "block_fast_atan2f56" {
72             72 flops [1] as dp
73         }
74         probability {
75             0.5 {
76                 execute "block_fast_atan2f60" {
77                     77 flops [1] as dp
78                 }
79             }
80         }
81         execute "block_fast_atan2f63" {
82             82 flops [1] as sp
83         }
84     } else {
85         execute "block_fast_atan2f64" {
86             86 flops [1] as sp
87         }
88     }
89     }
90     } else {
91         execute "block_fast_atan2f67" {
92             92 flops [1] as dp
93         }
94         probability {
95             0.5 {
96                 execute "block_fast_atan2f70" {
97                     97 flops [1] as sp
98                 }
99             } else {
100                 execute "block_fast_atan2f71" {
101                     101 flops [1] as sp
102                 }
103             }
104         }
105         execute "block_fast_atan2f74" {
106             106 flops [1] as dp
107         }
108         kernel main {
109             execute [noutput_items] "block_clComplexToArg_kernel4"
110             {
111                 execute [noutput_items] "block_clComplexToArg_kernel4"
112                 {
113                     execute "block_clComplexToArg_kernel4_intracommIN" {
114                         execute "block_clComplexToArg_kernel5" {
115                             intracomm [(aspen_param_sizeof_FComplex*noutput_items)]
116                             as copyin
117                         }
118                         map [noutput_items] "mapblock_clComplexToArg_kernel4" {
119                             loads [(2*aspen_param_sizeof_FComplex)] as stride(1)
120                             stores [(1*aspen_param_sizeof_float)] as stride(1)
121                         }
122                         call fast_atan2f()
123                     }
124                     execute "block_clComplexToArg_kernel4_intracommOUT" {
125                         intracomm [(aspen_param_sizeof_float*noutput_items)] as
126                         copyout
127                     }
128                 }
129             }
130         }
131     }
132     }
133     }
134     }
135     }
136     }
137     }
138     }
139     }
140     }
141     }
142     }
143     }
144     }
145     }
146     }
147     }
148     }

```




- Framework for programming extremely heterogeneous systems
 - Programming model and programming model runtime
 - Maximize resource utilizations
 - Abstract low-level architecture details from programmers
 - Dynamically schedule work to available resources
- Key programming features:
 - Scheduler dispatches application tasks to available computing resources
 - **Asynchronous** execution of runnable tasks
 - Devices are managed by the scheduler and presented as “Processing Elements” to users
 - **Independent applications** submit tasks without having to synchronize with each other
 - Simplified APIs and programming model (e.g., compared to OpenCL)
- Flexibility:
 - Provides a scheduling framework in which new scheduling algorithm can be plugged in
 - **Multiple scheduling algorithms** co-exist
 - Users don’t need to port code when running on different systems
 - Executing tasks on different PEs doesn’t require user intervention or code modification
 - Resources allocated at the last moment




IS Architecture 1/2

- Multiple applications submit tasks
- The IS algorithm dispatches each task to a PE
 - Ontology-based performance expectations
 - Contingent performance and power considerations
 - PFU thread results
- IS collects runtime introspective information
 - System status
 - Task execution characteristics (performance, power, occupancy, etc.)
 - Estimates completion time



Pipelining



Task


Task

Task

Task

Task

Task Parallelism



Data Parallelism

Application Parallelism

System	CPU	GPU	Other
NVIDIA Jetson TX1	4-core ARM A57	NVIDIA Maxwell	
NVIDIA Xavier	8-core ARM A57	NVIDIA Volta	2xDLMA
Xilinx ZCU 102	4-core ARM A53	ARM Mali-400 MP2	2-core ARM R5
Apple iMac Pro	16-core Intel Xeon	ATI Radeon Vega	
GPU compute node	2x 20-core Intel Xeon	NVIDIA Pascal	
NVIDIA DGX1 P100	2x 20-core Intel Xeon	8x NVIDIA Pascal	
NVIDIA DGX1 V100	2x 20-core Intel Xeon	4x NVIDIA Volta	Tensor cores
NVIDIA DGX1 V100	2x 20-core Intel Xeon	8x NVIDIA Volta	Tensor cores
IBM Witherspoon	2x 22-core IBM POWER9	6x NVIDIA Volta	Tensor cores

- Currently MCL runs on a variety of architectures and systems
- Time to port to a new system is ≤ 1 hour (mostly due to installing OpenCL libraries)
- Same code runs out-of-the-box on new platforms



- Domain Specific Systems on Chip (DSSoC)
 - Developing software and architectures for specific domains
 - SDR
 - Heterogeneity by design
- ORNL project
 - SDR applications
 - Targeting diverse array of heterogeneous hardware including upcoming chips
 - Intelligent programming and runtime system
 - OpenARC
 - MCL
 - Aspen models provides predictions for design, programming, and runtime decisions
- Modeling and simulation challenges
 - Clean slate chip design is too open
 - Need hierarchy of models that allow early exploration through accurate design validation
 - Performance prediction will be necessary to make compilation and scheduling intelligent