The first "exascale" supercomputer Fugaku & beyond



- Satoshi Matsuoka
- Director, RIKEN Center for Computational Science
- 20190815 Modsim Presentation



Arm64fx & Fugaku 富岳 /Post-K are:



- Fujitsu-Riken design A64fx ARM v8.2 (SVE), 48/52 core CPU
 - HPC Optimized: Extremely high package high memory BW (1TByte/s), on-die Tofu-D network BW (~400Gbps), high SVE FLOPS (~3Teraflops), various AI support (FP16, INT8, etc.)
 - Gen purpose CPU Linux, Windows (Word), other SCs/Clouds
 - Extremely power efficient > <u>10x power/perf efficiency for CFD</u>
 <u>benchmark</u> over current mainstream x86 CPU
- Largest and fastest supercomputer to be ever built circa 2020
 - > 150,000 nodes, superseding LLNL Sequoia
 - > 150 PetaByte/s memory BW
 - Tofu-D 6D Torus NW, 60 Petabps injection BW (10x global IDC traffic)
 - 25~30PB NVMe L1 storage
 - many endpoint 100Gbps I/O network into Lustre
 - The first 'exascale' machine (not exa64bitflops but in apps perf.)





Brief History of R-CCS towards Fugaku

R-CCS



SDHPC (2011-2012) Candidate of ExaScale Architecture

https://www.exascale.org/mediawiki/images/a/aa/Talk-3-kondo.pdf

>> Four types of architectures are considered

- General Purpose (GP)

 - e.g.) K-Computer, GPU, Blue Gene, x86-based PC-clusters
- Capacity-Bandwidth oriented (CB)
 - With expensive memory-I/F rather than computing capability
 - ▶ e.g.) Vector machines
- Reduced Memory (RM)
 - With embedded (main) memory▶ e.g.) SoC, MD-GRAPE4, Anton
- Compute Oriented (CO)
 - >> Many processing units
 - ▶ e.g.) ClearSpeed, GRAPE-DR



SDHPC (2011-2012) Performance Projection

▶ Performance projection for an HPC system in 2018

- Achieved through continuous technology development
- ➢ Constraints: 20 − 30MW electricity & 2000sqm space

<u>Node Performance</u>	Total CPU Performance (PetaFLOPS)	Total Memory Bandwidth (PetaByte/s)	Total Memory Capacity (PetaByte)	Byte / Flop
General Purpose	200~400	20~40	20~40	0.1
Capacity-BW Oriented	50~100	50~100	50~100	1.0
Reduced Memory	500~1000	250~500	0.1~0.2	0.5
Compute Oriented	1000~2000	5~10	5~10	0.005

<u>Network</u>				<u>Storage</u>			
				Min Max		Total Capacity	Total Bandwidth
	Injection	P-to-P	Bisection	Latency	Latency	1 EB	10TB/s
High-radix (Dragonfly)	32 GB/s	32 GB/s	2.0PB/s	200ns	1000ns	100 times larger than main	For saving all data in memory to disks
Low-radix	128 GB/s	16 GB/s	0.13PB/s	100ns	5000ns	memory	within 1000-sec.
(4D TOPUS)							

SDHPC (2011-2012) Gap Between Requirement and Technology Trends

- >> Mapping four architectures onto science requirement
- Projected performance vs. science requirement
 - >> Big gap between projected and required performance



Needs national research project for science-driven HPC systems



Post-K Feasibility Study (2012-2013)



- 3 Architecture Teams, from identified architectural types in the SDHPC report
 - General Purpose --- balanced
 - Compute Intensive --- high flops and/or low memory capacity & high memory BW
 - Large Memory Capacity --- also w/high memory BW
- The A64fx processor satisfied multiple roles basically balanced but also compute intensive
- Application Team (Tomita, Matsuoka)
 - Put all the K-Computer applications stakeholders into one room
 - Templated reporting of science impact possible on exascale machines and their computational algorithms / requirements
 - 600 page report (English summary available)

Post-K Application Feasibility Study 2012-2013 https://hpci-aplfs.r-ccs.riken.jp/document/roadmap/roadmap_e_1405.pdf



mechanisms, such as blood clot formation in the heart or brain infarctions, and will be effective in improving patients' Quality of Life (QOL) through the development of minimally invasive treatments, which only pose a slight burden to the patient, and of the medical devices required for these treatments. It will further be effective in revitalizing society through patients' early re-entry into the community and in reducing costs of medical treatment.

Drug Discovery Health Care	and	Innovation in drug design and medical technology		
Current studies Small-scale data analysis in each field	Approaches	based on future nal science	Contribution to society Realization of systematic medica care with appropriate treatment	
 Independent progress in each field Only simple models are available due to limitations of computational resources (e.g., simple neural model) 	 Global gen of large-sci. by DNA se Drug desig environme Collaboration range of sin Demaind Dont Dont 	e network analysis ale data generated quencer ni in a cell nt on between dets from a wide stoors extracts model in detailed	based on individual genetic information Short-term new drug development with cost reduction Less painful medical treatment to improve patients' quality of life, decrease medical expenses, and stimulate society through quick rehabilitation into the community	
Here under here and	C			

The supercomputer's vast computational power will undoubtedly greatly contribute to the development of various aspects in the field of life science, such as detailed neural and cellular simulations, simulations over extended periods of time and space, and almost real-time assimilation⁴ of those data. Eventually it could form an important scientific basis for innovative drug design and medical technologies.

The table below lists the computational performance required in the future for the respective areas of drug discovery and healthcare.

⁴ One of the methods to merge different observational and experimental data into a numerical model at a high degree.

Subject	Perfor- mance (MFLOPS)	Memory bandwidth (PB/s)	Memory size per case (PB)	Storage size per case (PB)	Elepse Time /Case (hour)	Number of Cases	Total operation count (EFLOP)	Summary and numerical method	Problem size	Notes
Personal Genome Analysis	0.0054	6.0001	1.4	0.1	0.7	200000	2700	Sequence matching	Cancer Genome Analysis: Short read mapping and mutation identification of 200,000 people's genome	1 case = 1 person Integer operations are dominant. "Total operation count" total instruction count (Total FLOP = 48 EFLO
Gene Network Analysis	25	85	0.08	0.016	0.34	26000	780000	Baysian network estimation and L1- regularization	40,000 transcripts x 26,000 data sets consisting of 2,800,000 arrays	
MD and Free- energy calculation for drug design and so on	1000	400	0.0001		0.0012	1000000	4300000	Molecular dynamics simulation with all-atom model	Number of Cases: 100,000 igends X 10 target proteins	B/F=0.4. Supposed to run 100- 1000 cases simultaneously. Memory size per case in estimated for a 100 nod run.
MD simulations under cellular environments or MD simulations of Virus	490	49	0.2	1.2		10	+-	Molecular dynamics installations with all-allowed	100.000.000 particles	B:F=0.1
Simulations of cellular signaling pathways	42	100	10	10	240	(7	5	1,000 to 10,000 cells	integer operations
Precise Structure-Based Drug Design	0.83	0.14	,	0.001	1		-		proteins (500 residues) * ligends in solution	1TB/s IO speed require to dump ITB dataset pe second
Design of Biological Devices	IJ	0.19	1	0.001	,	100	400	Spectroscopic analyses of proteins (200-500 residues)	more than 100,000 orbitals	178/s IO speed require to dump 1TB dataset pe second
Multi-scale simulation of a blood clot	400	64		,	170	10	2500000	Semi-implicit FDM simulation of fluid- structure interaction with chemical factors	Length: 100mm, D:100um, Calculation Time: 10s, Grid size:0.1um, Velocity: 10"-2m/s, Daha T-1us	
High Intensity Focused Ultrasound	380	460	54	64	240	10	3300000	Explicit FDM simulation of sound wave and heat transfer	Calculation Area:400mm ^{*3} , Grid: 225x10 ^{*1} 12, Steps: 1459200, FLOP/grid/step: 1000	
Simulations of Brain and Neural Systems	6.9	7.6	56	3600	0.28	100	700	Single compartment model	100 billion neuona, 10000 synapses./neuron, 10"Satepa	
Data assimulation of whole insect brain via communication between a phisological experiment and a simulation, Parameter estimator in insect brain usmulation	71		0.2	. 20	28	20	140000	Multi-compartment HH model with local Crenk- Nicolson method, evolutionary algorithm	1000 resurone, 10°6 genes, 100 generations	Supposing 100 MB/s communication to exter environment will be required

Figures marked with a * are still under examination. The website will show more accurate figures as they become available.

Computational Science Roadmap

-Overview-

Social Contributions and Scientific Outcomes Aimed for by Innovations through Large-Scale

Parallel Computing



May, 2014

Feasibility Study on Future HPC Infrastructures

(Application Working Group)

Co-Design Activities in Fugaku





 9 Priority App Areas: High Concern to General Public: Medical/Pharma, Environment/Disaster, Energy,



6





Select representatives fr om 100s of applications signifying various computational characteristics

Design systems with param eters that consider various application characteristics







- Extremely tight collabrations between the Co-Design apps centers, Riken, and Fujitsu, etc.
- Chose 9 representative apps as "target application" scenario
- Achieve up to x100 speedup c.f. K-Computer
- Also ease-of-programming, broad SW ecosystem, very low power, …

Research Subjects of the Post-K Computer



The post K computer will expand the fields pioneered by the K computer, and also challenge new areas.





Genesis MD: proteins in a cell environment R

Protein simulation before K

Simulation of a protein in isolation

Folding simulation of Villin, a small protein with 36 amino acids





Protein simulation with K

■ all atom simulation of a cell interior cytoplasm of Mycoplasma genitalium





model

NICAM: Global Climate Simulation



- Global cloud resolving model with 0.87 km-mesh which allows resolution of cumulus clouds
- Month-long forecasts of Madden-Julian oscillations in the tropics is realized.



Miyamoto et al (2013), Geophys. Res. Lett., 40, 4922-4926, doi:10.1002/grl.50944.



Co-design from Apps to Architecture



- Architectural Parameters to be determined
 - #SIMD, SIMD length, #core, #NUMA node, O3 resources, specialized hardware
 - cache (size and bandwidth), memory technologies
 - Chip die-size, power consumption
 - Interconnect

R

- We have selected a set of target applications
- Performance estimation tool
 - Performance projection using Fujitsu FX100 execution profile to a set of arch. parameters.
- Co-design Methodology (at early design phase)
 - 1. Setting set of system parameters
 - 2. Tuning target applications under the system parameters
 - 3. Evaluating execution time using prediction tools
 - 4. Identifying hardware bottlenecks and changing the set of system parameters

Target applications representatives of almost all our applications in terms of computational methods and communication patterns in order to design architectural features.

	Target Application								
	Program	Brief description							
1	GENESIS	MD for proteins							
2	Genomon	Genome processing (Genome alignment)							
3	GAMERA	Earthquake simulator (FEM in unstructured & structured grid)							
4	NICAM+LETK	Weather prediction system using Big data (structured grid stencil & ensemble Kalman filter)							
5	NTChem	molecular electronic (structure calculation)							
6	FFB	Large Eddy Simulation (unstructured grid)							
7	RSDFT	an ab-initio program (density functional theory)							
8	Adventure	Computational Mechanics System for Large Scale Analysis and Design (unstructured grid)							
9	CCS-QCD	Lattice QCD simulation (structured grid Monte Carlo)							

Co-design of Apps for Architecture

- Tools for performance tuning
 - Performance estimation tool
 - Performance projection using Fujitsu FX100 execution profile
 - Gives "target" performance
 - Post-K processor simulator
 - Based on gem5, O3, cycle-level simulation
 - Very slow, so limited to kernel-level evaluation
- Co-design of apps
 - 1. Estimate "target" performance using performance estimation tool
 - 2. Extract kernel code for simulator
 - 3. Measure exec time using simulator
 - 4. Feed-back to code optimization
 - 5. Feed-back to compiler







R-CCS

ARM for HPC - Co-design Opportunities

- ARM SVE Vector Length Agnostic feature is very interesting, since we can examine vector performance using the same binary.
- We have investigated how to improve the performance of SVE keeping hardware-resource the same. (in "Rev-A" paper)
 - ex. "512 bits SVE x 2 pipes" vs. "1024 bits SVE x 1 pipe"
 - Evaluation of **Performance and Power** (in "coolchips" paper) by using our gem-5 simulator (with "<u>white</u>" parameter) and ARM compiler.
 - Conclusion: Wide vector size over FPU element size will improve performance if there are enough rename registers and the utilization of FPU has room for improvement.

Note that these researches are not relevant to "post-K" architecture.

- Y.Kodama, T. Oajima and M. Sato. "Preliminary Performance Evaluation of Application Kernels Using ARM SVEwith Multiple Vector Lengths", In Re-Emergence of Vector Architectures Workshop (Rev-A)in 2017 IEEE International Conference on Cluster Computing, pp. 677-684, Sep. 2017.
- T. Odajima, Y. Kodama and M. Sato, "Power Performance Analysis of ARM Scalable Vector Extension", In IEEE Symposium on Low-Power and High-Speed Chips and Systems (COOL Chips 21), Apr. 2018



A64FX Leading-edge Si-technology



- TSMC 7nm FinFET & CoWoS
 - Broadcom SerDes, HBM I/O, and SRAMs
 - 8.786 billion transistors
 - 594 signal pins





Fugaku: The Game Changer





- 1. Heritage of the K-Computer, HP in simulation via extensive Co-Design
- High performance: up to x100 performance of Kin real applications
- Multitudes of Scientific Breakthroughs via Fugaku application programs

FUITSU

A64FX

- Simultaneous high performance and ease-of-programming
- 2. New Technology Innovations of Fugaku
 High Performance, esp. via high memory BW
 - Performance boost by "factors" c.f. mainstream CPUs in many HPC & Society5.0 apps via <u>BW & Vector acceleration</u>
- Very Green e.g. extreme power efficiency

Ultra Power efficient design & various power control knobs

- Arm Global Ecosystem & SVE contribution
 Top CPU in ARM Ecosystem of 21 billion chips/year, SVE codesign and world's first implementation by Fujitsu
 - **High Perf. on Society5.0 apps incl. Al** Architectural features for high perf on Society 5.0 apps based on Big Data, AI/ML, CAE/EDA, Blockchain security, etc.

ARM: Massive ecosystem from embedded to HPC

Global leadership not just in

the machine & apps, but as

cutting edge IT

Technology not just limited to Fugaku, but into societal IT infrastructures e.g. Clouds





Memor

Mem

20

PCle

Controller

Memory

Memor

Tofu

Interface

- an Many-Core ARM CPU…
 - 48 compute cores + 2 or 4 assistant (OS) cores
 - Brand new core design
 - Near Xeon-Class Integer performance core
 - ARM V8 --- 64bit ARM ecosystem
 - Tofu-D + PCle 3 external connection
- ... but also an accelerated GPU-like processor
 - SVE 512 bit x 2 vector extensions (ARM & Fujitsu)
 - Integer (1, 2, 4, 8 bytes) + Float (16, 32, 64 bytes)
 - Cache + scratchpad-like local memory (sector cache)
 - HBM2 on package memory Massive Mem BW (Bytes/DPF ~0.4)
 - Streaming memory access, strided access, scatter/gather etc.
 - Intra-chip barrier synch. and other memory enhancing features
- GPU-like High performance in HPC, AI/Big Data, AutoDriving…

"Fugaku" CPU Performance Evaluation (2/3)

- Himeno Benchmark (Fortran90)
 - Stencil calculation to solve Poisson's equation by Jacobi method



"Fugaku" CPU Performance Evaluation (3/3)



WRF: Weather Research and Forecasting model

Vectorizing loops including IF-constructs is key optimization

Source code tuning using directives promotes compiler optimizations

WRF v3.8.1 (48-hour, 12km, CONUS) on 48 cores



A64FX: Tofu interconnect D



- Increased TNIs achieves higher injection BW & flexible comm. patterns
- Increased barrier resources allow flexible collective comm. algorithms
- Memory bypassing achieves low latency HBM2
 - Direct descriptor & cache injection

	TofuD spec
Port bandwidth	6.8 GB/s
Injection bandwidth	40.8 GB/s
	Measured
Put throughput	6.35 GB/s
Ping-pong latency	0.49∼0.54 µs



Fugaku Chassis, PCB (w/DLC), and CPU Package







Overview of Fugaku System & Storage

- 3-level hierarchical storage
 - 1st Layer: GFS Cache + Temp FS (25~30 PB NVMe)
 - 2nd Layer: Lustre-based GFS (a few hundred PBHDD)
 - 3rd Layer: Off-site Cloud Storage
- Full Machine Spec

ыкен

- >150,000 nodes
 ~8 million High Perf. Arm v8.2 Cores
- > 150PB/s memory BW
- Tofu-D 10x Global IDC traffic @ 60Pbps
- > 400 racks
- ~40 MegaWatts Machine+IDC PUE ~ 1.1 High Pressure DLC
- NRE pays off: ~= 15~30 million state-of-the art competing CPU Cores for HPC workloads (both dense and sparse problems)





Fugaku Performance Estimate on 9 Co-Design Target Apps



	Performance	e target goal		Catego ry	Priority Issue Area	Performance Speedup over K	Application	Brief description		
	 100 times faster than Kfor some applications (tuning included) 				1. Innovative computing infrastructure for drug discovery	125x +	GENESIS	MD for proteins		
·	 ✓ 30 to 40 MW power consumption ■ Peak performance to be achieved 		d longevity	2. Personalized and preventive medicine using big data	8x +	Genomon	Genome processing (Genome alignment)			
		PostK	К	D Env	3. Integrated simulation systems induced by earthquake and tsunami	45x +	GAMERA	Earthquake simulator (FEM in unstructured & structured grid)		
	Peak DP (double precision)	>400+ Pflops (34x +)	11.3 Pflops	isaster evention and vironment	ventior and <i>ventior</i>	isaster eventior and <u>rironmer</u>	4. Meteorological and global environmental prediction using	120x +	NICAM+	Weather prediction system using Big data (structured grid stencil &
	Peak SP	>800 + Pflops (70x +)	11.3 Pflops		big data			ensemble Kalman filter)		
	Peak HP (half precision)	Ngic precision)(Y0x Y)Peak HP nalf precision)>1600+ Pflops (141x +)	Energ	5. New technologies for energy creation, conversion/ storage, and use	40x +	NTChem	Molecular electronic simulation (structure calculation)			
	Total memory bandwidth	>150+ PB/sec (29x +)	5,184TB/sec	vissue	/ issue	6. Accelerated development of innovative clean energy systems	35x +	Adventure	Computational Mechanics System for Large Scale Analysis and Design (unstructured grid)	
	Geometric Mean of Performance Speedup of the O Torget Applications			compet enhanc	7. Creation of new functional devices and high-performance materials	30x +	RSDFT	Ab-initio simulation (density functional theory)		
	over the K-Computer		strial itivenes s cement	8. Development of innovative design and production processes	25x +	FFB	Large Eddy Simulation (unstructured grid)			
R		<u>> 37x+</u>	As of 2019/05/14	Basic science	9. Elucidation of the fundamental laws and evolution of the universe	25x +	LQCD	Lattice QCD simulation (structured grid Monte Carlo)		

As of 2019/05/14

RIKEN

Many Core Era

Post Moore Cambrian Era



Flops-Centric Monolithic Algorithms and Apps

Flops-Centric Monolithic System Software



~2025

M-P Extinction

Event

Hardware/Software System APIs Flops-Centric Massively Parallel Architecture



Transistor Lithography Scaling (CMOS Logic Circuits, DRAM/SRAM) Cambrian Heterogeneous Algorithms and Apps

Cambrian Heterogeneous System Software

Hardware/Software System APIs "Cambrian" Heterogeneous Architecture



Novel Devices + CMOS (Dark Silicon) (Nanophotonics, Non-Volatile Devices etc.)



Brief History of R-CCS towards Fugaku

R-CCS



Retrospect - have we done the right modsim?



- New AI methodologies and architectures how do we deal with them?
- Post-Moore speedup methodologies
 - FLOPS no longer free towards BW-centric?
 - Extreme heterogeneity neuromorphic, (pseudo-) quantum
 - Severe power constraints and high failure rates
- Methodological questions

R

- How do we modsim new computing models?
- Are we picking the right benchmarks for modsim (not contrived? C.f. Berkely "Motifs")
- Are we using the right modsim technologies are we stuck on first principle simuations?
- How do we modsim inexact systems perf variations, frequent failures, inexact calculations, etc.

Double-precision FPUs in High-Performance Computing: An Embarrassment of Riches?

 \sim

33rd IEEE IPDPS, 21. May 2019, Rio de Janeiro, Brazil



Tokyo Tech

SatoshiMATSUOKALaboratory Dept.ofMath.andComputeSci. TokyoInstituteofTechnology

Jens Domke, Dr.

Tokyo Tech

Thanks to the (curse of) the TOP500 list, the HPC community (and vendors) are chasing higher FP64 performance, thru frequency, SIMD, more FP units, ...



Resulting Research Questions:

- Q1: How much do HPC workloads actually depend on FP64 instructions?
- Q2: How well do our HPC workloads utilize the FP64 units?
- Q3: Are our architectures well- or ill-balanced: more FP64, or FP32, Integer, memory?
- ... and ...
- Q4: How can we actually verify our hypothesis, that we need less FP64 and should invest \$ and chip area in more/faster FP32 units and/ormemory)?

Idea/Methodology

- Compare two similar chips; different balance in FPUs
- Use 'real' applications running on current/next-gen. machines

Assumptions

- Our HPC (mini-)apps are well-optimized
 - Appropriate compiler settings
 - Used in procurement of next gen. machines (e.g. Summit, Post-K, ...)
 - Mini-apps: Legit representative of the priority applications ¹
- We can find two chips which are similar
 - No major differences (besides FP64 units)
 - Aside from minor differences we know of (...more on next slide)
- The measurement tools/methods are reliable
 - Make sanity checks (e.g.: use HPL and HPCG as reference)

¹ Aaziz et at, "A Methodology for Characterizing the Correspondence Between Real and Proxy Applications", in IEEE Cluster 2018 Jens Domke

- → Which?
- → Which?



Tokyo lech

- Two very similar CPUs with large difference in FP64 units
- Intel dropped 1 DP unit for 2x SP and 4x VNNI (similar to Nvidia's TensorCore)
- Vector Neural Network Instruction (VNNI) supports SP floating point and mixed precision integers (16-bit input/32-bit output) ops
- → KNM: 2.6x higher SP peak performance and 35% lower DP peak perf.

KNL vs KNM: Port comparisons



36



23 mini-apps used in procurement process of next-gen machines

ECP	Workload	Post-K	Workload
AMG	Algebraic multigrid solver for unstructured grids	CCS QCD	Linear equation solver (sparse matrix) for lattice chromodynamics (QCD) problem
CANDLE	DL predict drug response based on molecular of tumor cells	FFVC	Solves the 3D unsteady thermal flow of the incompressible fluid
CoMD	Generate atomic transition pathways between any two structures of a protein	NICAM	Benchmark of atmospheric general circulation model reproducing the unsteady baroclinic oscillation
Laghos	Solves the Euler equation of compressible gas	mVMC	Variational Monte Carlo method applicable for a wide range of Hamiltonians for interacting fermion systems
MACSio	Scalable I/O Proxy Application	NGSA	Parses data generated by a next-generation genome sequencer and identifies genetic differences
miniAMR	Proxy app for structured adaptive mesh refinement (3D stencil) kernels used by many scientific codes	MODYLAS	Molecular dynamics framework adopting the fast multipole method (FMM) for electrostatic interactions
miniFE	Proxy for unstructured implicit finite element or finite volume applications	NTChem	Kernel for molecular electronic structure calculation of standard quantum chemistry approaches
miniTRI	Proxy for dense subgraph detection, characterizing graphs, and improving community detection	FFB	Unsteady incompressible Navier-Stokes solver by element method for thermal flow simulations
Nekbone	High order, incompressible Navier-Stokes solver spectral element method	Bench	Workload
SW4lite	Kernels for 3D seismic modeling in 4th order	HPL	Solves dense system of linear equations Ax = b
SWFFT	Fast Fourier transforms (FFT) used in by Hardware Accelerated Cosmology Code (HACC)	HPCG	Conjugate gradient method on sparse matrix
XSBench	Kernel of the Monte Carlo neutronics app: OpenMC	Stream	Throughput measurements of memory subsystem

Results – Compare Time-to-Solution in Solver



Fig. 4. Speedup of KNM over KNL as baseline. MiniAMR included since the input is the same for both Phi; Proxy-app abbreviations acc. to Section II-B

- Only 3 apps seem to suffer from missing DP (MiniTri: no FP; FFVC: only int+FP32)
- VNNI may help with CANDLE perf. on KNM; NTChem improvement unclear
- KNL overall better (due to 100MHz freq. incr.?)
- Memory throughput on Phi (in cache mode) doesn't reach peak of flat mode (only ~86% on KNL; ~75% on KNL)



Fig. 5. Memory throughput (only DRAM for BDW, DRAM+MCDRAM for Phi) per proxy-app; Dotted lines indicate Triad stream bandwidth (flat mode, cf. Tab. I); BabelStream for 2 GiB (BABL2) and 14 GiB (BABL14) vector

内

TOKYO TECH

Results – Compare Gflop/s in Comp. Kernel/Solver



え

Tokyo Tech



Surprisingly high (~80% for Phi) → "unclear" how VTune calculates these % (Memory-bound != backend-bound → no direct comparison BDW vs Phi)


to avoidvisualclutter)

Supports our previous 1000 Theor. Peak Performance (FP64) hypothesis that most HPL of the proxy-/mini-apps NTC are memory-bound 100 MDYL FFVC Jutlier: only Lus seems (intentionally?) Contimized CoMD FFB 10 BABL14 LAGO Verifies our assumption about optimization status of the apps → similar to other MAMR HPC roofline plots) KNL/KNM roofline 0.1 plots show nearly 0.001 0.01 0.110 100 same results (omitted Arithmetic Intensity (flop/byte)

Fig. 5. Roofline plot (w.r.t dominant FP operations and DRAM bandwidth) for Broadwell-EP reference system; Filtered proxy-apps with negligible FP operations: MxIO, MTri, and NGSA; Proxy-app labels acc. to Section II-B

Results – Requirement for a "Weighted Look" at Results



- Studied HPC utilization reports of 8 centers across 5 countries
- Not every app equally important (most HPC cycles dominated by Eng. (Mech./CFD), Physics, Material Sci., QCD)
 TABLE II



- Some supercomputers are "specialized"
 - Dedicated HPC (e.g.: weather forecast)
- For system X running **memory-bound** apps
 - Why pay premium for FLOPS?
 - NASA applies this pragmatic approach ²

TABLE II Application Categorization, Compute Patterns, and main Programming Languages used; MACSio, HPL, HPCG, and Babel Stream Benchmarks omitted

ECP	Scientific/Engineering Domain	Compute Pattern	Language
AMG	Physics and Bioscience	Stencil	C
CANDLE	Bioscience	Dense matrix	Python
CoMD	Material Science/Engineering	N-body	С
Laghos	Physics	Irregular	C++
miniAMR	Geoscience/Earthscience	Stencil	C
miniFE	Physics	Irregular	C++
miniTRI	Math/Computer Science	Irregular	C++
Nekbone	Math/Computer Science	Sparse matrix	Fortan
SW4lite	Geoscience/Earthscience	Stencil	C
SWFFT	Physics	FFT	C/Fortra
XSBench	Physics	Irregular	С
RIKEN	Scientific/Engineering Domain	Compute Pattern	Language
FFB	Engineering (Mechanics, CFD)	Stencil	Fortran
FFVC	Engineering (Mechanics, CFD)	Stencil	C++/For
mVMC	Physics	Dense matrix	C
NICAM	Geoscience/Earthscience	Stencil	Fortran
NGSA	Bioscience	Irregular	С
MODYLAS	Physics and Chemistry	N-body	Fortran
NTChem	Chemistry	Dense matrix	Fortran
QCD	Lattice QCD	Stencil	Fortran/C

Fortran

Tradi

tional

C++

Python

Modern

² S. Saini et al., "Performance Evaluation of an Intel Haswell and Ivy Bridge-BasedSupercomputer Using Scientific and Engineering Applications," in HPCC/SmartCity/DSS, 2016

What is meant by Convergence of HPC & AI?



- Acceleration of Simulation (first principles methods) with AI (empirical method) AI for HPC Systems
 - Interpolation & Extrapolation of long trajectory MD
 - Reducing parameter space on Paretho optimization of results
 - Adjusting convergence parameters for iterative methods etc.
- Al replacing simulation

6

- When exact physical models are unclear, or excessively costly to compute
- Acceleration of AI with HPC HPC for AI (Summit, Fugaku etc.)
 - HPC Processing of training data -data cleansing
 - Acceleration of (Parallel) Training: Deeper networks, bigger training sets, complicated networks, high dimensional data...
 - Acceleration of Inference: above + real time streaming data
 - Various modern training algorithms: Reinforcement learning, GAN, **Dilated Convolution**, etc.

Convergence of HPC & AI in Modsim



- Performance modeling and prediction with AI (empirical method) AI for modsim of HPC systems
 - C.f. GEM5 simulation first principle perf. modeling
 - Al Interpolation & Extrapolation of system performance
 - Objective categorization of benchmarks
 - Optimizing system performance using machine learning
- Performance Modeling of AI esp. Machine Learning HPC modsim techniques for AI
 - Perf. modeling of Deep Neural Networks on HPC machines
 - Large scaling of Deep Learning on large scale machines
 - Optimization of AI algorithms using perf modeling
 - Architectural survey and modeling of future AI systems





Using AI Techniques for Modsim of HPC

Learning Neural Representations for Predicting GPU Performance

- Motivation
 - New specialized chips are being introduced e.g. Fujistu's A64FX
 - A wide range of choices to run scientific workloads
- Problem
 - Modeling performance across systems with different GPU microarchitectures
- Proposal
 - A collaborative filtering based matrix factorization (MF) approach to automatically learn latent features describing performance of applications on systems
 - A multi-layer perceptron (MLP) to model complex non-linear interactions between applications and systems
- Evaluation
 - 30 workloads from 9 different domains
 - 7 GPUs ranging from Nvidia's Kepler to Volta microarchitecture
 - Metric to predict: IPS

Shweta Salaria, Aleksandr Drozd, Artur Podobas, Satoshi Matsuoka. Learning Neural Representations for Predicting GPU Performance. ISC High Performance 2019 (ISC), Frankurt, Germany, June 2019

Application Embeddinos Multi-Layer Perceptron (systems) (latentfeatures) predicted Concatenation (applications) ReLU ReLU Rell System Mapping of applications and systems into a Embeddings Multi-layer perceptron model shared latent spacing using MF using latent features 50 Prediction Error (%) 40 30 20 10 Ο MF MLP-1 MLP-2 Models 2.5 MLP-1 • MLP-2 2.0 90.6% 1.5 prediction 1.0Predicted 0.5 accuracy 0.0 achieved 0.5 using MLP-1.0 2 -1.5-2.0

-2.0 -1.5 -1.0 -0.5 0.0 0.5

1.0

1.5 2.0 2.5

Problem Statement

• Cherry-picking a set of features may not always be good enough



Difficult to repeat feature selection process for each new application and system

Insight



Collaborative Filtering (CF): Automatic Feature Learning



Use Case: Movie Recommendation System

Problem Formulation

• We construct an Mapplications x N systems matrix such as:



- Known performance scores are normalized Instructions Per Second (IPS) values
- Our goal is to predict all the zero entries of the matrix

Experimental Setup

- 30 workloads from Rodinia benchmark suite and Polybench GPU
- Workloads from 9 different domains
 - Linear Algebra (11 workloads)
 - Data Mining and Pattern Recognition (4)
 - Stencils (3)
 - Signal Processing (1)
 - Image Processing (3)
 - Simulation (3)
 - Graph Traversal (3)
 - Fluid and Molecular Dynamics (1)
 - Bioinformatics (1)



Results: Multi-Layer Perceptron

Performance: MLP-2 > MLP-1 > MF



Accuracy of MF, MLP-1 and MLP-2 using IPS dataset

Toshiki Tsuchikawa, Toshio Endo, Yosuke Oyama, Akihiro Nomura, Masaaki Kondo, Satoshi Matsuoka

Motivation: Select benchmarks which help to design supercomputers

Existing benchmark set

- Most of them are collections of benchmarks used in each field, such as drug discovery and fluid dynamics.
- Benchmarks with the same properties may be in the same benchmark set.

Seven Dwarfs

- Benchmarks classification based on HPC's typical algorithm
- This is not a scientific classification method because the type of classification is determined in a top-down design.

Select benchmarks with the bottom up design by evaluating benchmark performance.

By using

- Feature of memory access(Reuse Distance)
- Machine Learning(Classification method)

Toshiki Tsuchikawa, Toshio Endo, Yosuke Oyama, Akihiro Nomura, Masaaki Kondo, Satoshi Matsuoka



Toshiki Tsuchikawa, Toshio Endo, Yosuke Oyama, Akihiro Nomura, Masaaki Kondo, Satoshi Matsuoka

Background: Reuse Distance

- The number of distinctive addresses accessed between two consecutive uses of the same address
- Reuse Distance is an application-specific feature that does not depend on



Efficient calculation of Reuse Distance

- Reduce computational complexity using three existing research methods

rd=Reuse Distance

- Reduce memory usage using the SSD of computational node and put address information and calculate reuse distance
- Reduce memory usage saving Reuse Distance in the form of a histogram

Achieved calculation efficiency more than 1000 times

Toshiki Tsuchikawa, Toshio Endo, Yosuke Oyama, Akihiro Nomura, Masaaki Kondo, Satoshi Matsuoka

Methodology: The length of traces of Reuse Distance is disjointed for each benchmark

- Divide Reuse Distance histograms at equal intervals to make the number of traces uniform
- The vector of each benchmarks is the logarithm of each frequency



Classification method

- Use Unsupervised learning
 - K-Means and VBGMM(Variational Bayesian Gaussian Mixture)
- Use 44 benchmarks
 - NAS, Bots, Rodinia and so on
 - Treat different input sizes as different benchmarks

Toshiki Tsuchikawa, Toshio Endo, Yosuke Oyama, Akihiro Nomura, Masaaki Kondo, Satoshi Matsuoka

- Evaluation1: Classify by K-Means(8Classes)
 - This figure shows same clusters in columns
 - The kind of shape and color of points mean different clusters
 - Use PCA method to map 100 dimension vector to 2 dimension



Figure: classifications result of K-Means

- Evaluation2: Investigate relations between clustering results and some architecture specifications
 - Experimented with three architectures(BDW, KNL, ABCI)
 - By change the preprocessing method we want to find the relations



Figure: relations between classification result and speedup





Modsim of AI-HPC systems

Deep Learning Meets HPC 6 orders of magnitude compute increase in 5 years [Slide Courtesy Rick Stevens @ANL]

Exascale Needs for Deep Learning

- Automated Model Discovery
- Hyper Parameter Optimization
- Uncertainty Quantification
- Flexible Ensembles
- Cross-Study Model Transfer
- Data Augmentation
- Synthetic Data Generation
- Reinforcement Learning



Predicting Statistics of Asynchronous SGDParameters for a Large-Scale Distributed Deep Learning System on GPU Supercomputers Background Proposal

- In large-scale Asynchronous Stochastic Gradient Descent (ASGD), mini-batch size and gradient staleness tend to be large and unpredictable, which increase the error of trained DNN
- We propose a empirical performance model for an ASGD deep learning system SPRINT which considers probability distribution of mini-batch size and staleness



 Yosuke Oyama, Akihiro Nomura, Ikuro Sato, Hiroki Nishimura, Yukimasa Tamatsu, and Satoshi Matsuoka, "Predicting Statistics of Asynchronous SGD Parameters for a Large-Scale Distributed Deep Learning System on GPU Supercomputers", in proceedings of 2016 IEEE International Conference on Big Data (IEEE BigData 2016), Washington D.C., Dec. 5-8, 2016



Massive Scale Deep Learning on Fugaku



Fugaku Processor

- High perf FP16&Int8
- High mem BW for convolution
- Built-in scalable Tofu network

High Performance DNN Convolution



Unprecedened DL scalability

High Performance and Ultra-Scalable Network for massive scaling model & data parallelism



Low Precision ALU + High Memory Bandwi Unprecedented Scalability of Data/ dth + Advanced Combining of Convolution Algorithms (FFT+Winograd+GEMM)

© 2019 FUJITSU

A64FX technologies: Core performance

High calc. throughput of Fujitsu's original CPU core w/ SVE

■ 512-bit wide SIMD x 2 pipelines and new integer functions



2021/4/22 A64fx 試作CPU A版測定結果(node performance)

Machine	GEM	u パラメ	ータ		Intel(R)	Skylake		NVIDIA Volta			PRIMEHP	C FX100	post-K A CPU				
Precision				single	(JIT)	single(gemm)	sin	gle	e half		single		single		half	
core				20c	ore	20c	ore	CUDA core TensorCore		TensorCore 16core x		16core x 2CMG		12core x 4CMG		12core x 4CMG	
	М	Ν	K	effficency	TFlops	effficency	TFlops	effficency	TFlops	effficency	TFlops	effficency	TFlops	effficency	TFlops	effficency	TFlops
1	512	392	4608	82.9%	2.545	30.9%	0.950	32.7%	4.577	9.7%	10.818	74.0%	1.497	79.8%	4.903	79.3%	9.744
2	32	12544	4800	84.3%	2.590	27.6%	0.847	66.5%	9.311	26.4%	29.515	12.6%	0.255	50.2%	3.084	26.2%	3.219
3	512	784	4800									84.2%	1.703	88.7%	5.450	87.1%	10.703
4	256	25088	64	73.8%	2.267	38.4%	1.180	77.3%	10.815	46.9%	52.538	47.8%	0.967	64.7%	3.975	65.0%	7.987
5	2048	3136	64									61.8%	1.250	24.7%	1.518	48.8%	5.997
6	1024	3136	512	82.9%	2.546	46.6%	1.432	73.7%	10.313	23.4%	26.210	92.3%	1.867	82.6%	5.075	90.2%	11.084
0	2048	1568	512									86.4%	1.747	68.3%	4.196	83.3%	10.236

測定条件

- Skylake: Intel(R) Xeon(R) Gold CPU 6148, Volta: NVIDIA Tesla V100-PCIE-16GB, FX100, Fugaku A版CPUのnode当たりのgemmの効率と 性能を比較した.
- FX100,Fugaku A版CPUの測定は1CMGで行っており,node性能は換算している.
- Skylakeの①,②,④,⑥並びにVolta CUDA coreの測定パターン①では, img2colなどの前後処理を含む.
- ピーク性能は,Skylakeが3.072TFlops, Volta CUDA coreは単精度14TFlops, Volta TensorCoreは半精度112TFlops, FX100は1node単精度 2.0224TFlops,Fugakuは,1node単精度6.144TFlops, 半精度12.288TFlopsである.

結果

- ― Volta CUDA core単精度での効率が高い.逆にTensorCore半精度ではピーク性能が8倍であるため,性能は上がるが,効率は相対的に低い.
- Skylakeでは,JITのノード性能が概ね高い.gemmの効率は低い.
- Fugaku試作A版CPUでの効率は,SkylakeでのJIT効率やVoltaのCUDA coreでの効率と同程度である.
- Fugaku試作A版CPUでの半精度効率は、概ね単精度と同程度の効率である.
- gemmのM次元を大きくするMN次元のバランシングを行ったものが,②→③,④→⑤,⑥→⑦である.性能が低い②は,バランシングの効果が高い ことが分かる.Fugakuの性能値としては,バランシング前後で良い方の性能が出ると考えて良い.
- Isopower (電力一定)では、A64fx 2個 ∼= Volta 1個程度であり、その補正を行うと、SingleでもTensorCore比較においても、①では2倍の性能、 ⑥ではほぼ同等の性能となる。一方、②④では負ける。
- ― 今後、MLのフルスタックを実装し、更に最適化を行ってMLPerfなどの実環境ベンチを行う予定
- * A64fxは NVIDIA Volta v100 GPUに対し機械学習において十分比較しうる競争力があると予想される



Copyright 2018 RIKEN

Applying Loop Transformations/Algorithm Optimizations to Deep Learning Kernels on cuDNN [1] and ONNX [2]

- Motivation: How can we use faster convolution algorithms (FFT and Winograd) with a small workspace memory for CNNs?
- Proposal: µ-cuDNN, a wrapper library for cuDNN, which applies loop splitting to convolution kernels based on DP and integer LP techniques
- Results: µ-cuDNN achieves significant speedups in multiple levels of deep learning workloads, achieving 1.73x of average speedups for DeepBench's 3×3 kernels and 1.45x of speedup for AlexNet on Tesla V100



Convolution algorithms supported by cuDNN

- Motivation: How can we extend µ-cuDNN to support arbitrary types of layers, frameworks and loop dimensions?
- Proposal: Apply graph transformations on the top of the ONNX (Open Neural Network eXchange) format
- Results: 1.41x of speedup for AlexNet on Chainer only with graph transformation and Squeezing 1.2x of average speedup for DeepBench's 3x3 kernels by multi-level splitting



AlexNet before/after the transformation

1 Yosuke Oyama, Tal Ben-Nun, Torsten Hoefler, Satoshi Matsuoka, Accelerating Deep Learning Frameworks with Micro-batches, In proceedings of IEEE Cluster 2018, Belfast UK, Sep. 10-13, 2018. 2(To appear) Yosuke Oyama, Tal Ben-Nun, Torsten Hoefler, Satoshi Matsuoka, Applying Loop Transformations to Deep Neural Networks on ONNX, 情報処理学会研究報告, 2019-HPC-170. In 並列/分散/協調 処理に関するサマーワークショップ(SWoPP2019), Jul. 24-26, 2019.

µ-cuDNN: Accelerating Deep Learning Frameworks with Micro-batches [1]

- Motivation: How can we use faster convolution algorithms (ex. FFT and Winograd) with a small workspace memory for Convolutional Neural Networks (CNNs)?
- Proposal: µ-cuDNN, a wrapper library for the math kernel library cuDNN which is applicable for most deep learning frameworks
 - μ -cuDNN applies loop splitting by using dynamic programming and integer linear programming techniques
- **Results**: µ-cuDNN achieves significant speedups in multiple levels of deep learning workloads
 - 1.16x, 1.73x of average speedups for DeepBench's 3×3 kernels on Tesla P100 and V100 respectively
 - achieves 1.45x of speedup (1.60x w.r.t. convolutions alone) for AlexNet on V100



[1] Yosuke Oyama, Tal Ben-Nun, Torsten Hoefler, Satoshi Matsuoka, Accelerating Deep Learning Frameworks with Micro-batches, In proceedings of IEEE Cluster 2018, Belfast UK, Sep. 10-13, 2018.

Training ImageNet in Minutes

RioYokota,Kazuki Osawa,YoheiTsuji,Yuichiro Ueno,Hiroki Naganuma,Shun Iwase,Kaku Linsho, Satoshi Matsuoka Tokyo Institute ofTechnology/Riken +Akira Naru

+Akira Naruse (NVIDIA)







Source Ben-nun & Hoefler https://arxiv.org/pdf/1802.09941.pdf

	#GPU	time
Facebook	512	30 min
Preferred Networks	1024	15 min
UC Berkeley	2048	14 min
Tencent	2048	6.6 min
Sony (ABCI)	~3000	3.7 min
Google (TPU/GCC)	1024	2.2 min
TokyoTech/NVIDIA/Riken (ABCI)	4096	? min

Accelerating DL with 2^{nd} Order Optimization and Distributed Training [Tsuji et al.] => Towards 100,000 nodes scalability

- Background
 - Large complexity of DL training.
 - Limits of data-parallel distributed training.
 - > How to accelerate the training further?
- Method
 - Integration of two techniques: 1) data- and model-parallel distributed training, and 2) K-FAC, an approx 2nd order optimization.
- Evaluation and Analysis
 - Experiments on ABCI supercomputer.
 - Up to 128K batch size w/o accuracy degradation.
 - Finish training in 35 epochs/10 min/1024 GPUs in 32K batch size.
 - A performance tuning / modeling.



Design our hybrid parallel distributed K-FAC

	Batch size	# Iterations	Accuracy
Goyal et al.	8K	14076	76.3%
Akiba et al.	32K	3519	75.4%
Ying et al.	64K	1760	75.2%
Ours	128K	978	75.0%

Comparison with related work (ImageNet/ResNet-50)



Time prediction with the performance model

Osawa et al., Large-Scale Distributed Second-Order Optimization Using Kronecker-Factored Approximate Curvature for Deep Convolutional Neural Networks, CVPR 2019

Fast ImageNet Training



Assert

DFG

Federal Ministry of Education and Research

Top 10 Arxiv Papers Today in Computer Science

#1. Second-order Optimization Method for Large Mini-batch: Training ResNet-

Kazuki Osawa, Yohei Tsuji, Yuichiro Ucno, Akira Naruse, Rio Yokota, Satoshi Matsuoka

30

Large-scale distributed training of deep neural networks suffer from the generalization gap caused by the increase in the effective mini-batch size. Previous approaches try to solve this problem by varying the learning rate and batch size over epochs and layers, or some ad hoc modification of the batch normalization. We propose an alternative approach using a second-order optimization method that shows similar generalization capability to first-order methods, but converges faster and can handle larger mini-batches. To test our method on a benchmark where highly optimized first-order methods are available as references, we train ResNet-50 on ImageNet. We converged to 75% Top-1 validation accuracy in 35 epochs for mini-batch sizes under 16,384, and achieved 75% even with a mini-batch size of 131,072, which took 100 epochs.

ImageNet/ResN

Yoshiki Tanaka, Hisahiro Su

Succes: Librarie

Issues

ssue Commur synchror

Approac 2D-Toru s rings in h

Kazuki Osawa1 Yohei Tsuji1 School of 2Global Scientific Informe IOKYO **Batch size**

Second-order Op Training R

C N

Maı

0

0

cs.

6

S

9

0

-

6

-

arX

Large-scale distributed training of deep suffer from the generalization gap caused in the effective mini-batch size. Previous a solve this problem by varying the learning size over epochs and layers, or some ac tion of the batch normalization. We prop tive approach using a second-order optin that shows similar generalization capabili methods, but converges faster and can han batches. To test our method on a benchma optimized first-order methods are availabl we train ResNet-50 on ImageNet. We con Top-1 validation accuracy in 35 epochs for under 16,384, and achieved 75% even wi size of 131,072, which took 100 epochs.

arXi 1. Introduction

00

RI

RII

RING

SONY

As the size of deep neural network mod which they are trained on continues to incr demand for distributed parallel computing common approach for achieving distribute deep learning is to use the data-parallel a the data is distributed across different promodel is replicated across them. When the per process is kept constant to increase th putation over communication, the effective over the entire system grows proportional t processes

When the mini-batch size is increased b point, the validation accuracy starts to degr.

Yet Another Accelerated SGD: ResNet-50 Training on ImageNet in 74.7 seconds

Masafumi Yamazaki, Akihiko Kasagi, Akihiro Tabuchi, Takumi Honda, Masahiro Miwa, Naoto Fukumoto, Tsuguchika Tabaru, Atsushi Ike, Kohta Nakashima Fujitsu Laboratories Ltd. {m.yamazaki, kasagi.akihiko, tabuchi.akihiro, honda.takumi, masahiro.miwa,

fukumoto.naot

Generally, the mini-batch size should be large for distributed

mini-batch size. Google [3] and Sony [7] used the variable

mini-batch size which becomes larger and achieved highly

he difference between the weight gradient norm

eight norm of each layer causes the unstable of

z, LARS of [10] normalizes the difference of each

he DNN can train with 32,768 without the loss of

al. [4] achieved ResNet-50 training in 15 minutes

4 GPUs. Jia et al. [5] also achieved ResNet-50

6.6 minutes using 2,048 GPUs. Ying et al. [6]

.05 million images/sec by using 1,024 TPU v3

The training times of ResNet-50 with 32,768 and

ii-batch sizes are 2.2 and 1.8 minutes. These results

III. OUR APPROACH

In this section, we introduce our techniques applied to

We used Stochastic Gradient Descent (SGD) that is com-

monly used for deep learning optimizer. When training on

large mini-batch, the number of SGD updates decreases as

mini-batch size increases, so improving final validation accu-

racy on large mini-batch is a big challenge, and we adopted

rate to accelerate training due to the small number of updates.

However, high learning rate makes training of models unstable

in early stages. Thus, we stabilize SGD by using the warm-

up [2] which raises leaning rate gradually. Moreover, the

1) Learning Rate Control: We need to use high learning

cessing.

accuracy.

A. Accuracy Improvement

the following techniques.

rized in the table I.

improve both accuracy and training throughput.

Abstract—There has been a strong in up to algo no polat use convoluent processor 2D and 3D image data. Ioffe et can execute machine learning as facer a pola dat rep of S. O interve ID to a normalization technique, in which of deep learning has accelerated by 30 times only in the past two the feature values in hidden layers are normalized to avoid the feature values in hidden layers are normalized to avoid years. Distributed deep learning using the large mini-batch is a key technology to address the demand and is where t challen are a straining it is difficult to achieve high scalability on large or strain with the feature values in inducen layers are normalized to avoid vanishing gradients. In addition, this technique enables training it is difficult to achieve high scalability on large or strain with the scalability of the scal compromising accuracy. In this paper, we introduce optimization methods which we applied to this chellenge. We chieved the training time of 74.7 seconds using 2, 1997 Provide the second decorraine proclusters. Goyal et al. [2] proposed the million images/sec and the top-1 validation accuracy is 75.08%.

I. INTRODUCTIO

Deep neural network (DNN) mo datasets are delivering impressive res such as object detection, language t However, the computation cost of D larger since the sizes of DNN models Distributed deep learning with data p be an effective approach to accelerate t In this approach, all processes launch the same DNN model and weights. E model with different mini-batches bu from all processes are combined to u This communication overhead become for large clusters. In order to reduce the overhead on large

clusters, we increase mini-batch size of DNN and compute DNN trainings in parallel. However, the training with large mini-batch generally results in the worse validation accuracy of DNN models. Thus, we used several techniques to increase mini-batch size, which denotes the number of input images computed in an iteration, without compromising validation accuracy.

We performed our experimental result, using 2,048 GPUs of AI Bridging Cloud Infrastructure (ABCI) cluster and selfoptimized MXNet deep learning framework. We achieved 75.08% validation accuracy of ResNet-50 on ImageNet using 81,920 mini-batch size in 74.7 seconds.

II. RELATED WORKS

This section introduces the related works about the large mini-batch challenges. Alex et al. [8] achieved high accuracy for the image recognition in ILSVRC. This paper shows that convolutional layers are effective for 2D image deep neural same learning rate of all layer is too high for some layers.

vorld record)

Sony Corporation vama Neural)rk Network ibraries ster outer Scale oulong Cheng bogle 2.2min fware vendors have ining deep learning thmic and systems lated optimizations: tch sizes, (2) input) torus all-reduce to to train ResNet-50 TPU v3 Pod with a o accuracy drop. has been driven by dramatic al networks use some variant is typically require multiple bstantial number of floating ple, on ImageNet [14], the e for of 3.2×10^{16} floating point epochs to converge. iteration times, large neural scape accelerator. One commonly devices via distributed SGD y, asynchronous distributed int work [4] has shown that erms of time to convergence distributed SGD, large-scale to maintain model quality. epoch e real-world end-to-end wall 19K 3808GPU 720GPU



Peter Nugent 4, and Brian Van

¹ Tokyo Institute of Technology,² Lawrence Livermore National Laboratory,³ University of Illinois at Urbana-Champaign,⁴ Lawrence Berkeley National Laboratory,⁵ RIKEN Center for Computational Science,^{*} oyama.y.aa@m.titech.ac.jp August 5, 2019

CNN with Hybrid Parallelization

The 1st Workshop on Parallel and Distributed Machine Learning 2019 (PDML'19)

Yosuke Oyama 1.2 Naoya Maruyama 2, Nikoli Dryden 3,2, Peter Harrington 4, Jan Balewski 4, Satoshi Matsuoka

LLNL-PRES-XXXXXX

This work was performed under the auspices of the U.S. Department of Energy by Lawrence Livermore National Laboratory under contract DE-AC52-07NA27344. Lawrence Livermore National Security, LLC



Background

CosmoFlow [1] is a project to estimate cosmological parameters from 3-dimensional universe data by using a 3D CNN



Problem: GPU memory is too small to process high-resolution universe data

 \rightarrow Another way to parallelize the model efficiently?





Background

 Data-parallel training distributes data samples among GPUs

✓ Good weak scalability (O(1000) GPUs)



- Model-parallel training distributes the computation of a single sample (model) among GPUs
 - ✓ Can use more GPUs per sample
 - ✓ Can train larger models



Data-parallelism + model-parallelism = Hybrid-parallelism







Proposal: Extending Distconv for 3D CNNs

LBANN + Distconv [2]: A parallelized stencil computation-like hybrid-parallel CNN kernel library







- Achieved 111x of speedup over 1 node by exploiting
 hybrid-parallelism, even if layer-wise communication is introduced
- The 8-way partitioning is 1.19x of 4-way partitioning with a mini-batch size of 64





Figure: Weak scaling of the CosmoFlow network.





Evaluation: Strong scaling

- Achieved 2.28x of speedup on 4 nodes (16 GPUs) compared to one node when N = 1
- The scalability limit here is 8 GPUs, and the main bottleneck is input data loading



Figure: Breakdown of the strong scaling experiment when N = 1.




Breaking the limitation of GPU memory for Deep Learning

Haoyu Zhang, Wahib Mohamed, Lingqi Zhang, Yohei Tsuji, Satoshi Matsuoka

Motivation: GPU memory is relatively small in comparison to recent DL work load



Breaking the limitation of GPU memory for Deep Learning

Haoyu Zhang, Wahib Mohamed, Lingqi Zhang, Yohei Tsuji, Satoshi Matsuoka

Proposal :

OOC-Paleo



Case Study & Discussion:

Memory Capacity:

 Not so important as latency and throughput

Latency:

- Higher Bandwidth make no sense when buffer is too small
- Latency is decided by physical law

UM-Chainer

prefetch()->explicit swap-in
no explicit swap-out



Bandwidth:

- Higher connection
 bandwidth
- Lower Memory bandwidth

Processor:

Slower processor is acceptable

Breaking the limitation of GPU memory for Deep Learning

Haoyu Zhang, Wahib Mohamed, Lingqi Zhang, Yohei Tsuji, Satoshi Matsuoka

Assuming we have higher Bandwidth...

Resnet50,Batch-size=128	Bandwidth	Time	percentage	percentage					
	Dundwidth	Time	(bandwidth not full)	(computation can not overlap)					
16GB/S->64GB/S:	16	967.8595572	0.409	0.733					
Training time can be half	32	569.9550342	0.466	0.642					
61CR/c > 128CR/c	64	407.2978908	0.574	0.472					
Only a little time reduced	128	371.9318064	0.688	0.438					
	256	362.5661138	0.835	0.398					
>128GB/s:	512	359.7637498	0.915	0.398					
Most of the layers can not make full	1024	359.3012901	0.983	0.386					
use of the bandwidth	∞	359.3012901	1.000	0.386					
> E100 D/or	Original version	306.9286403	N/A	N/A					

Time almost do not decrease

Optimizing Collective Communication in DL Training (1 of 3)

- Reducing training time of large-scale AI/DL on GPUs-system.
 - \succ Time for inference = O(seconds)
 - > Time for training = O(hours or days)
- Computation is one of the bottleneck factors
 - Increasing the batch size and learning in parallel
 - Training ImageNet in 1 hour [1]
 - Training ImageNet in ~20 minutes [2]
- Communication also can become a bottleneck
 - Due to large message sizes

1 P.Goyal, P.Doll´ar, R. Girshick, P.Noordhuis, L. Wesolowski, A. Kyrola, A. Tulloch, Y.Jia, and K. He, "Accurate, large minibatch SGD: training imagenet in 1 hour," arXiv preprint arXiv:1706.02677, 2017.

2 Y.You, Z. Zhang, C. Hsieh, J. Demmel, and K. Keutzer, "Imagenet training in minutes," CoRR, abs/1709.05011, 2017.

Optimizing Collective Communication in DL Training (2 of 3) (Challenges of Large Message Size)



Example of Image Classification, ImageNet data set

Model	AlexNet (2012)	GoogleNet (2015)	ResNet (2016)	DenseNet (2017)
# of gradients [1]	61M	5.5M	1.7-60.2M	15.3-30M
Message size	244 MB	22MB	240 MB	120 MB

[1] T.Ben-Nun and T.Hoefler, "Demystifying parallel and distributed deep learning: An in-depth concurrency analysis," arXiv preprint arXiv:1802.09941, 2018.

Optimizing Collective Communication in DL Training (3 of 3)

Proposal: Separate intra-node and inter-node comm. → multileader hierarchical algorithm

- Phase 1: Intra-node reduce to the node leader
- Phase 2: Inter-node all-reduce between leaders
- Phase 3: Intra-node broadcast from the leaders

Key Results:

- Cut down the communication time up to 51%
- Reduce the power consumption up to 32%



"Efficient MPI-Allreduce for Large-Scale Deep Learning on GPU-Clusters", Truong Thao Nguyen, Mohamed Wahib, Ryousei Takano, Journal of Concurrency and Computation: Practice and Experience (CCPE), Accepted: to appear in 2019.10

84

Evaluating the HyperX Topology: A Compelling Alternative to Fat-Trees?[SC19]



Multiple tons of equipment moved around

1st rail (Fat-Tree) maintenance

Full 12x8 HyperX constructed

And much more ...

- PXE / diskless env ready
- Spare AOC under the floor
- BIOS batteries exchanged

First large-scale 2.7 Pflop/s (DP)



Fig.1: HyperX with n-dim. integer lattice (d1,...,d) base structure fully connected in each dim.

allation in the Our 2D HyperX:

- 24 racks (of 42 T2 racks)
- 96 QDR switches (+ 1st rail)
- 1536 IB cables (720 AOC)
- 672 compute nodes
- 57% bisection bandwidth

1:1 comparison (as fair as possible) of 672-node 3-level Fat-Tree and 12x8 2D HyperX

- NICs of 1st and 2nd rail even on same CPU socket
- Given our HW limitations (few "bad" links disabled)

Advantages (over FT) assuming adaptive routing (AR)

- **Reduced HW cost** (AOC/switches) \rightarrow similar perf.
- Lower latency when scaling up (less hops)
- Fits rack-based packaging model for HPC/racks
- Fat-Tree 000 Only needs 50% bisection BW to provide 100% throughput for uniform random

14-ary-3-tree

Q1: Will reduced bisection BW (57% for HXvs. ≥100%) impede Allreduce performance?

Q2: Mitigation strategies against lack of AR? (\rightarrow eg. placement or smart routing) Greener is better -0.31 +0.11 +0.01

Node count									Mode	count		\sim			э.		Blocks.	mana sent							
	7	14	28	56	112	224	448	672	7	14	28	56	112	224	448	672	7	2 14	28	56	112	224	448	6.72	
0	+0.03	-0.03	-0.02	-0.01	-0.00	+0.00	-0.65	-0.60	-0.06	-0.09	-0.12	-0.06	-0.04	-0.03	-0.74	-0.04	6.63	-0.59	-0.55	-0.47	-0.41	-0.33	-0.56	-0.89	
32	-0.03	-0.02	+0.00	+0.01	-0.05	+8.02	+8.21	-0.02	-0.16	-0.12	-0.07	-0.05	-0.04	-0.02	-8.23	-0.02	-0.09	-0.05	-0.04	-0.04	=0.01	-0.12	+3.00	0.11	
256	-0.00	-0.04	+0.01	-0.01	-0.02	-0.02	-0.03	+0.18	-0.08	-0.13	-0.06	-0.05	-0.05	-0.03	+2.58	+3.77	-0.03	-0.08	-0.03	-0.15	-0.04	-0.05	+0.63	-0.56	
024	-0.01	-0.02	+0.05	-0.02	-0.01	+6.38	+2.53	+0.71	-0.07	-0.07	-0.04	-0.07	-0.04	+6.23	42.65	+4.52	58.0-	-0.03	-0.02	-0.01	-0.04	+5.89	+0.53	-0.38	
296	-0.02	-0.02	-0.01	-0.01	-0.00		+2.17	-0.18	-0.08	-0.07	-0.04	-0.04	-0.02	+5.49	4 -2.03	43.45	-0.09	-0.40	-0.38	-0.02	-0.04	+6.22	+0.47	-0.42	
64	-0.03	-0.02	-0.02	-0.01	-0.01	-0.10	+13.57	+0.19	-0.05	-0.05	-0.03	-0.03	-0.02	-0.01	+11.70	+1.33	-0.06	-0.10	-0.03	-0.21	-0.21	-0.01	+12.41	-0.28	
536	-0.00	-0.00	-0.03	-0.02	-0.02	-0.06	+7.85	-0.62	+0.02	-0.01	-0.04	-0.03	-0.03	-0.06	+15.41	-0.99	-0.12	-0.14	-0.04	-0.03	-0.05	-0.21	+12.47	+0.08	
144	-0.03	-9.02	+0.03	10.05	-0.03	-0.03	+11.62	-0.05	+0.00	+0.03	+0.07	+0.05	-0.03	-0.03	+11.71	-0.05	-0.11	-0.11	-0.12	-0.13	-0.04	-0.04	+10.36	-0.64	
576	-0.03	-0.05	-0.02	+0.01	+0.03	+0.02	+2.58	-0.17	-0.01	+0.00	+0.02	+0.02	+0.00	=0.01	-2.82	10.04	-0.03	-0.08	-0.12	-0.09	-0.09	-0.15	+3.27	+0.15	
608	-0.02	-0.08	-0.06	-0.03	-0.01	-0.02	-0.66	-0.04	-0.02	-0.02	-0.01	-0.00	-0.00	-0.01	/-0.81	+0.02	-0.00	-0.04	-0.05	-0.05	-0.06	-0.10	+0.49	-0.87	

Fig.2: Baidu's (DeepBench) Allreduce (4-byte float) scaled 7→672 cn (vs. "Fat-tree / ftree / linear" baseline)

- Linear good for small node counts/msg.size
- 2. Random good for DL-relevant msg. size (+ - 1%)
- 3. Smart routing suffered SW stack issues
- FT+ftree had bad 448-node corner case 4



12x8 Hyper

Funded by and in collaboration with Hewlett Packard Enterprise, and supported by Fujitsu, JSPSKAKENHI, and JSPCREST

[1] Domke et al. "HyperX Topology: First at-scale Implementation and Comparison to the Fat-Tree" to be presented at SC19 and HOTI'19



Machine Learning Models for Predicting Job Run Time-Underestimation in HPC system [SCAsia 19]

- Motivation & Negative effects Evaluating by Average Precision(AP)
- 1. When submitting a job, users need to estimate their job runtime
- 2. If job runtime is underestimated by the users
- 3. Job will be terminated by HPC system upon reaching its time limit
- Increasing time and financial cost for HPC users
- Wasting time and system resources.
- Hindering the productivity of HPC users and machines
- Method
- Apply machine learning to train models for predicting whether the user has underestimated the job run-time
- Using data produced by TSUBAME 2.5





Evaluating by Simulation with Saved-Lost Rate (SLR)



- Runtime-underestimated jobs can be predicted with different accuracy and SLR at different checkpoint times
- Summing up the "Saved" time of all the applications at best SLRs checkpoints, 24962 hours can be saved in total with existing TSUBAME 2.5 data
- Helping HPC users to reduce time and financial loss Helping HPC system administrators free up computing
 - resources

Guo, Jian, et al. "Machine Learning Predictions for Underestimation of Job Runtime on HPC System." Asian Conference on Supercomputing Frontiers. Springer, 2018