DEMOCRATIZING COMPUTER SCIENCE SIMULATION WITH A COMPONENTS LIBRARY

Presented by Bobby R. Bruce






"HELLO WORLD" IN GEM5: PLENTY OF BOILERPLATE

••		🦉 simple.py					
BB <	$\langle \rangle$	simple.py					
🙆 sim	nple.py	angle No Selection					
 39 39 40 41 43 44 45 43 44 45 46 47 48 49 50 51 52 53 54 45 56 57 58 56 57 58 56 67 60 61 62 63 64 65 66 67 68 69 70 71 72 73 	impoo # impoo from # syst syst syst # Se syst syst # Cr syst # Cr syst # Cr syst # Cr syst # Se syst # Cr syst # Cr syst # Cr syst # Se syst # Se syst	<pre>rt m5 port all of the m5.objects imp eate the system em = System() t the clock fee em.clk_domain.c em.clk_domain.v t up the system em.mem_mode = ' eate a simple C em.cpu = Timing eate a memory b em.membus = Sys ok the CPU port em.cpu.icache_p em.cpu.ccaeteIr r x86 only, mak te: these are c 5.defines.build system.cpu.inte </pre>	<pre>port * in we are going to si guency of the system = SrcClockDomain() Slock = '1GHz' voltage_domain = Vo</pre>	<pre>imulate m (and all of its children) ltageDomain() # Use timing accesses ')] # Create an address range bar, in this case s.cpu_side_ports s.cpu_side_ports the CPU and connect to the membus) pts are connected to the memory to the memory bus and are not cached</pre>			

- A single core setup connected directly to main memory, with no cache, requires 36 lines of Python!
- Many hundreds are required for a system capable of booting a modern OS.
- Unsupported scripts and examples are circulated in the community as many configurations do not vary between simulations.



SOLUTION: GEM5 COMPONENTS




GEM5 COMPONENTS

• •	gem5components.py	
毘 <	> gem5components.py	
🚺 ger	components.py $ angle$ No Selection	
1	rom gem5.components.boards.x86_board import X86Board	
2	rom gem5.components.memory.single_channel import SingleChannelDDR3_1600	
3	rom gem5.components.processors.simple_processor import SimpleProcessor	
4	rom gem5.components.cachehierarchies.classic.private_l1_cache_hierarchy import (
5	PrivateL1CacheHierarchy,	
6		
7	rom gem5.processors.cpu_types import CPUTypes	
8		
9	nemory = SingleChannelDDR3_1600(size="3GB")	
10	ache_hierarchy = PrivateL1CacheHierarchy(l1d_size=" <mark>16kB</mark> ", l1i_size=" <mark>16kB</mark> ")	
11	<pre>processor = SimpleProcessor(cpu_type=CPUTypes.TIMING, num_cores=4)</pre>	
12		
13	poard = X86Board(
14	clk_freq=" <mark>3GHz"</mark> ,	
15	processor=processor,	
16	memory=memory,	
17	cache_hierarchy=cache_hierarchy,	
18		
19		
20	poard.connect_things()	
21		

⊈5 gem5

AND, GEM5 **RESOURCES!**



=0 | (+

resources.py

COMING SOON! "KNOWN GOOD CONFIGURATIONS"

		sifive_board.py	
	器 < > O sifive_board.py		
	$m{i}$ sifive_board.py $ angle$ No Selection		
	<pre>1 from gem5.known_good.u 2 from gem5.simulate imp 3 from gem5.resource imp </pre>		
	5 board = SiFive()		
	6 7 board.set_workload(
	8 Resource("riscv-ub	untu-boot")	
↓ <i>•</i>	9) 10		
/	11 simulate(board)		
Known Good	12		
1/			
Configuration			
S			
		5	- 5
		r eg c err	