### Fast Trace-Driven Simulation of Programmable Heterogeneous Accelerators

Subhankar Pal<sup>^\*</sup>, Kuba Kaszyk<sup>†</sup>, Siying Feng<sup>\*</sup>, Björn Franke<sup>†</sup>, Murray Cole<sup>†</sup>, Michael O'Boyle<sup>†</sup>, Trevor Mudge<sup>\*</sup>, Ronald Dreslinski<sup>\*</sup>


\*University of Michigan, USA <sup>†</sup>University of Edinburgh, UK

^Work done when author was a PhD student at Michigan. Author is now with IBM Research.

ModSim 2021: Workshop on Modeling & Simulation of Systems and Applications

# Programmable Accelerators and the Need for Fast Simulation

- End of Dennard scaling and Moore's law spurred heterogeneous architectures
  - Fixed function accelerators are the holy grail for the best performance and perf/Watt, but...
  - Programmable accelerators e.g. coarse-grained reconfigurable architectures (**CGRAs**) gaining popularity
- Early-stage evaluation critical to develop new architectures
  - Cycle-level architectural simulators often 3-5 orders of magnitude slower than silicon
  - Trace-driven simulation widely adopted to run much faster simulations at the cost of some accuracy
- Shift of research from accelerating compute-bound algorithms to **memory-bound** ones
  - We exploit this insight and thus retain fidelity for memory operations while squeezing speedup out of approximating simulation of compute operations



Resource requirement (time, cost, etc.) Trade-Offs between Accuracy and Resource Requirement

[1] Takamaeda-Yamazaki et al., "An FPGA-based scalable simulation accelerator for tile architectures", ACM SIGARCH Computer Architecture News, December 2011

## HetSim – Features in a Nutshell

- Traces that captures additional information to improve flexibility
  - Tokens defining inter-PE communication
  - Annotations of dependent memory addresses
  - Virtual program counters, to support PC-based prefetching
- Support for hardware "primitives" that are common to modern heterogeneous systems
- Extendibility to support user-defined primitives
- High-level "specification" file that models the behavior of primitives, filtration criteria for instructions, etc.
- Scalable to heterogeneous targets w/ core counts of the order of 1,000

store uncache(&a,v)
store_block_uncache (&a,v)
barrier_init(&b,n)
barrier_wait(&b)
mutex_lock(&m)
mutex_unlock(&m)
sleep()
signal(id)
push(dir,v)
pop(dir)

#### **Examples of supported primitives**



Trade-Off

- Operation coarsening

- Selection of address space

Sim.


Speed

#### Example user specification file

Sim.

Accuracy


### **Proposed Approach**



- **Compiler Plugin Generation.** generator script parses the user specification file and generates a compiler pass and tracing library specific to the target architecture
- Emulator Verification. user writes a multithreaded application for the target with calls to primitives, and verifies the functionality by running on a native machine
- **Trace Generation.** user generates instrumented version of application using the compiler pass and tracing library generated by HetSim, and runs it through the native machine to generate trace files
- Trace Replay. user runs the traces through the gem5 model to obtain performance and power estimates at faster timescales

## Evaluation with Detailed Model and Chip

- Evaluation with architecture called Transmuter [2], a reconfigurable accelerator
  - Two hardware configurations: shared cache and private cache
  - Three workloads: GeMM, GeMV, and SpMM
- Average speedup of 5.0× over detailed gem5 model, with timing and power deviations of 15.1% and 10.9% on average
- Validation against SpMM accelerator prototype chip
- Timing deviation: 32% and 16% for multiply and merge phases



### HetSim is Available on GitHub!

Search or jump to	7 Pull requests Issues Marke	tplace Explore		16 <del>62</del> 84	+•	<u>@</u> -	
🗜 umich-cadre / HetSim-gem5				습 Star 0	양 Fork	0	
<> Code () Issues 14 Pull reques		Wiki ③ Security 🗠 Insights	tsim-gem5 ⊗ Settings				
🐉 master 👻 🐉 1 branch 🛇 2 tags							
subhankarpal Comply with new functi	on signature in new example program	https://github.com/	umich-cadre	/hetsin	<u>n-gem5</u>	5/tr	
demos/iiswc-20	Add tutorial Jupyter notebook and s	HetSim Demo					
emu	Merge with master and change defa						
example	Comply with new function signature	<sup>re</sup> We will now demonstrate the use of HetSim for an example scenarios.					
gem5	Merge with master and change defa						
m5threads	Commit with first release						
scripts	Add new demo example - parallel ve	<ul> <li>We will first chang</li> </ul>					
spec	Merge with master and change defa						
tracer	Commit with first release	b) HetSim					

### For details and preview of ongoing work, please join me in the breakout room!