ModSim 2023 – Day One, August 9, 2023	
7:30-8:00 am	Registration and Welcome
Introduction and Keynote Speaker	
8:00-8:30 am	Introduction to the 2023 ModSim Workshop – Adolfy Hoisie
8:30-9:15 am	Keynote Speaker; Bob Colwell: What You Should Know About the CHIPS Act
Session Title: Disruptive Software & Workflows – Session Lead: Robert Hoekstra	
9:15-9:45 am	DeepSpeed4Science: Enabling System Support for Large Signature Al4Science Models at Scale - Leon Song
9:45 -10:15 am	Break
10:15-10:45 am	A View of Post-Exascale Computational Science and the Emerging Mix of HPC, AI, and Quantum - Rick Stevens
10:45-11:15 am	Digital Twins and Omniverse Workloads and System Design – Ian Karlin
11:15-11:45 am	Towards smart(er) High-Performance Networking Driving Future Simulations – Torsten Hoefler
<i>Lunch Pickup</i> : 11:45 – 12:45 p.m.	
12:45 - 2:30 pm	<u>Panel</u> : CHIPS is it Real?: <u>Moderator</u> : Shekhar Borkar; <u>Panelist:</u> Jim Ang; Brad Beckmann; Steve Pawlowski; Martin Schulz; Dev Shenoy 10 Minute Position Presentations by Panelist followed by Q&A
2:30-3:00 p.m.	Break
Session Title: Future Technologies – Session Lead: Jason Lowe-Power	
3:00-3:30 p.m.	Classical Simulation and Noise Modeling to Advance Quantum Frontiers - Gokul Subramanian Ravi
3:30-4:00 p.m.	Challenges in AI Infrastructure for Enterprise Foundation Models - Jeff Burns
4:00-4:30 p.m.	Modeling and Simulation Challenges of Neuromorphic Architectures – Suma George Cardwell
4:30–4:45 p.m.	Software-Hardware Co-Design of Domain-Specific SoCs - Pradip Bose
4:45–5:00 p.m.	RISC-V GPU Modeling and Simulation - Hyesoon Kim
5:00-5:10 p.m.	Closing Remarks
	End Day One

ModSim 2023 – Day Two, August 10, 2023		
8:00-8:45 am	Keynote: Bill Harrod: Modeling and Simulating Future Computer Architectures for Data-intensive Applications	
Session Title: Quantitative Co-design / ModSim Methodologies – Session Lead: Brian Page		
8:45-9:15am	Scalable modeling of Cloud hardware digital twins using hybridized Life Cycle Analysis (LCA) methodologies- Justin Richter	
9:15-9:45am	Co-Design and Systems Modeling for Advanced Scientific Computing Research – Hal Finkel	
9:45-10:15am	Performance Modelling Facing Disruptive Technologies on the Horizon – Gerhard Wellein	
10:15-10:45am	Break	
10:45-11:45am	<u>Ad-Hoc Panel</u> : GPU vs. CPU – Bruce Childers; <u>Panelist</u> : Satoshi Matsuoka; Jose Moreira	
<i>Lunch Pickup</i> : 11:45 am - 12:45 pm		
Contributed Presentations Session: – RAPID-FIRE: Session Leaders: Martin Schulz and Almadena Chtchelkanova		
12:45-12:55 pm	Taekyung Heo – Chakra: Advancing Performance Benchmarking and Co-design using Standardized Execution Traces	
12:55-1:05 pm	MikhailIsaev – Calculon: guiding algorithm-architecture codesign of scale-out systems for future LLMs	
1:05-1:15 pm	Jeff Young – Characterizing The Next Generation of Disruptive Memory Accelerators	
1:15-1:25 pm	Sabbir Ahmed - Lowering the Barrier of Entry in Modeling and Simulation Using SST Enhancements	
1:25 -1:35 pm	Jason Lowe-Power – Enabling Giga-scale graph accelerators simulations: A Case study improving performance	
1:35-2:00 pm	Break	
2:00-2:10 pm	Kevin Brown – The Kronos Project: Hybrid Discrete Event Simulations	
0.40.0.00	Mate Similar in a second standard to second the HW/SW of the second second to second the HDC sectors	
2:10-2:20 pm	Matt Sinclair – Leveraging open source simulators to enable Hw/Sw co-design of next-generation HPC systems	
2:10-2:20 pm 2:20-2:30 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations	
2:20-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels         Break	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels         Break         Vijay Janapa Reddi– Architecture 2.0	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm 3:25-3:35 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels         Break         Vijay Janapa Reddi– Architecture 2.0         Weicong Chen – Early Experience in Modeling Performance Implications of DPU-Offloaded Computation	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm 3:25-3:35 pm 3:35-3:45 pm	Matt Sinclair – Leveraging open source simulators to enable Hw/Sw co-design of next-generation HPC systems          Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels         Break         Vijay Janapa Reddi– Architecture 2.0         Weicong Chen – Early Experience in Modeling Performance Implications of DPU-Offloaded Computation         Dean Chester – Modeling Next Generation Network Fabrics	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm 3:25-3:35 pm 3:35-3:45 pm 3:45-3:55 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels Break Vijay Janapa Reddi– Architecture 2.0 Weicong Chen – Early Experience in Modeling Performance Implications of DPU-Offloaded Computation Dean Chester – Modeling Next Generation Network Fabrics Marco Apolinario – Enabling High-Performance ADC-Less In-Memory Computing for Deploying SNNs Through Hardware-Aware Training	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm 3:25-3:35 pm 3:35-3:45 pm 3:45-3:55 pm 3:55-4:05 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels Break Vijay Janapa Reddi– Architecture 2.0 Weicong Chen – Early Experience in Modeling Performance Implications of DPU-Offloaded Computation Dean Chester – Modeling Next Generation Network Fabrics Marco Apolinario – Enabling High-Performance ADC-Less In-Memory Computing for Deploying SNNs Through Hardware-Aware Training Matt Sinclair – Closing the Gap: Improving the Accuracy of gem5's GPU Models"	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm 3:25-3:35 pm 3:35-3:45 pm 3:45-3:55 pm 3:55-4:05 pm 4:05-4:15 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels         Break         Vijay Janapa Reddi– Architecture 2.0         Weicong Chen – Early Experience in Modeling Performance Implications of DPU-Offloaded Computation         Dean Chester – Modeling Next Generation Network Fabrics         Marco Apolinario – Enabling High-Performance ADC-Less In-Memory Computing for Deploying SNNs Through Hardware-Aware Training         Matt Sinclair – Closing the Gap: Improving the Accuracy of gem5's GPU Models"	
2:10-2:20 pm 2:20-2:30 pm 2:30-2:40 pm 2:40-2:50 pm 2:50-3:15 pm 3:15-3:25 pm 3:25-3:35 pm 3:35-3:45 pm 3:45-3:55 pm 3:55-4:05 pm 4:05-4:15 pm	Matt Sinclair – Leveraging open source simulators to enable HW/SW co-design of next-generation HPC systems         Luisa Gonzalez-Guerrero – Enabling message-driven architecture evaluation for the extreme heterogeneity era with MOSAIC         Lingda Li – Generic Performance Modeling using Learned, Independent Program and Architecture Representations         Jack Jones – Leveraging Arm's Scalable Matrix Extension in Accelerating Matrix Multiplications Kernels         Break         Vijay Janapa Reddi– Architecture 2.0         Weicong Chen – Early Experience in Modeling Performance Implications of DPU-Offloaded Computation         Dean Chester – Modeling Next Generation Network Fabrics         Marco Apolinario – Enabling High-Performance ADC-Less In-Memory Computing for Deploying SNNs Through Hardware-Aware Training         Matt Sinclair – Closing the Gap: Improving the Accuracy of gem5's GPU Models"         Break         Poster Q&A Session	

ModSim 2023– Day Three, August 11, 2023		
8:00-8:15 a.m.	Dr. Sudhakar Yalamanchili – White Paper AWARD Presented by Hyesoon Kim	
Session Title: Disruptive Architecture – Session Lead: Hyesoon Kim		
8:15-8:45 a.m.	Realizing Petabit/s IO and sub-pJ/bit System-wide Communication with Silicon Photonics - Keren Bergman	
8:45-9:15 a.m.	3D Electronic-Photonic Integrated Circuits for Future Computing From Nanoscale to Exascale: Modeling, Simulations, and Benchmarking – S.J. Ben Yoo	
9:15-9:45 a.m.	The Rise of Memory Centric Computing Systems – Steve Pawlowski	
9:45-10:15 a.m.	AI: The Second Great Computing Workload - Doug Burger	
10:15-10:45 a.m.	Break	
10:45am-12:00 pm	Panel: Future Technologies Moderator: Noel Wheeler: Panelist: Eric Cheng; John Leidel; Simon McIntosh-Smith	
12:00-12:15 p.m.	Workshop Wrap-up – Adolfy Hoisie	