ParaGraph: An application-simulator interface and toolkit for hardware-software co-design



Mikhail Isaev¹, Nic McDonald², Jeff Young¹, Rich Vuduc¹



¹Georgia Institute of Technology, ²Nvidia

Research Problem

System co-design crosses many domain boundaries

Most HW/SW co-design studies fall under one of the categories:

- Optimizing **software** on **existing hardware**;
- Designing future hardware systems with limited and simplistic application models.

Lack of infrastructure to model both future hardware AND applications with appropriate fidelity



System development cycle crosses

ParaGraph - our take on HW/SW co-design toolchain



ParaGraph – a toolchain to support HW/SW co-design of future large-scale systems built with accelerated hardware for distributed high-performance computing and deep learning applications

ParaGraph decouples workload modeling from the underlying simulation infrastructure

ParaGraph Workflow

(a) Pseudocod	e		(b) HLO IR			(c) ParaGraph IR	
<pre>import tensorflow as tf</pre>		%input.1 = <i>f32[64,1024]{0,1}</i> parameter(0)			%input.1 = delay (), by	%input.1 = delay(), bytes_out=262144, seconds=0.250	
input, target = load_data(<mark>64</mark>)		weight.2 = <i>f32[1024,10]{1,0}</i> parameter(1)	%weight.2 = delay (), <i>L</i>	%weight.2 = delay (), <i>bytes_out=40960, seconds=0.039</i>		
<pre>model = tf.keras.models.Sequentia</pre>	tial([%target.3 = <i>f32[64,10]{1,0}</i> parameter(2)			%target.3 = delay (), <i>b</i>	%target.3 = delay(), bytes_out=2560, seconds=0.002	
tf.keras.layers.Flatten(inpu tf.keras.layers.Dense(10)	ten(input_shape=(1024,)) e(10)	<pre>%FeedForward.4 = f32[64,10]{1,0} dot(f32[64,1024]{0,1} %input.1, f32[1024,10]{1,0} %weight.2),</pre>			%FeedForward.4 = delay	%FeedForward.4 = delay(%input.1, %weight.2), <i>bytes_in=303104,</i>	
])]eee fr - tf keree leeee MeerAb	Abaaluta Ennan ()	<pre>lhs_contracting_dims={0}, rhs_contracting_dims={1}</pre>			bytes_out=2566	bytes_out=2560, flops=1310720, seconds=1.25	
<pre>model.compile(loss=loss_fn)</pre>	ADSOLUTEError()	<pre>MactivationGrad.5 = f32[64,10]{1,0} add(f</pre>	<i>32[64,10]{1,0}</i> %FeedForw	.3) %ActivationGrad.5 = de	<pre>MactivationGrad.5 = delay(%FeedForward.4, %target.3), bytes_in=5120, </pre>		
<pre>model.fit(input, target)</pre>		WeightGrad.6 = <i>f32[1024,10]{1,0}</i> dot(<i>f32</i>	<i>[64,1024]{0,1}</i> %input.1,	ad.5), <i>bytes_out=2566</i>	bytes_out=2560, flops=640, seconds=0.007		
		<pre>lhs_contracting_dims={0}, rhs_con</pre>	tracting_dims={0}	%WeightGrad.6 = delay (<pre>%WeightGrad.6 = delay(%input.1, %ActivationGrad.5), bytes_in=264704, bytes_out=40960, flops=655360, seconds=0.625</pre>		
		%WeightAllReduce.7 = <i>f32[1024,10]{1,0}</i> al	l-reduce(f32[1024,10]{1,	bytes_out=4096			
		<pre>replica_groups={{0,1,2}}</pre>			%WeightAllReduce.7 = a	%WeightAllReduce.7 = all-reduce (%WeightGrad.6), <i>bytes_out=40960</i>	
					communication_	<pre>communication_groups={{0,1,2}}</pre>	
(d) ParaGraph/HLO graph		(e) ParaGraph graph after translation	(f) Pa	araGraph API		(g) Network Simulator	
input weight	input	eedForward target	input, weight, <- inp < weig FeedForw <- targe <- FeedFor	$\begin{array}{c c} target -> \\ ut \\ t \\ t \\ ard -> \\ t \\ \hline rward \\$	Nic 0 PG Queue Sim Events	Nic 1	



Case Study 1: optimal AllReduce search

ParaGraph allows SW engineers to model system-level SW, such as communication libraries, before system deployment With ParaGraph we navigate landscape of SW and HW parameters simultaneously



Case Study 3: in-network reduction analysis

ParaGraph allows HW engineers test future designs, such as network switch with in-network reductions, not only on generated traffic, but also on real applications ParaGraph can help uncover performance bottleneck of specific applications before the chip designs are fabricated and systems are deployed





ParaGraph provides high fidelity application models to HW engineers Validated against MLPerf training v0.7 trace from 64-cores TPUv3 system Network DES model matches the trace

Compute roofline provides longer modeled time





ParaGraph is a versatile co-design tool that allows mixing and matching components to construct various end-to-end simulation workflows

ParaGraph supports multiple network simulators and several front-end libraries via XLA compiler. In future we plan to provide even more frontends and backends Find us on https://github.com/paragraph-sim





Portions of this work were performed during internships at Google and Nvidia.